

Conservative Optical Logic Devices: COLD

H. JOHN CAULFIELD^a, LEI QIAN^a, CHANDRA S. VIKRAM^a,
 ANDREY ZAVALIN^a, K. CHOUFFANI^b, JAMES HARDY^b,
 W.J. MCCURDY^b, AND JONATHAN WESTPHAL^b

^a*Fisk University, Nashville, Tennessee 37208, USA*

^b*Idaho State University, Pocatello, Idaho 83209, USA*

unsolved

I. Introduction	2
II. A Short Overview of Conservative Logic	2
A. The Morphology and History of Optical Logic	4
B. Morphological Axes	5
C. Cascadability	5
D. Electronic Logic Devices	6
E. The A ₁ Axis in Optical Logic	6
F. The A ₂ Axis in Optical Logic	6
G. The A ₃ Axis in Optical Logic	6
H. The A ₄ Axis in Optical Logic	7
I. The A ₅ Axis in Optical Logic	7
J. A Short History of Optical Logic	7
1. Cycle 1: Initial Enthusiasm Brought to a Crashing End	7
2. Cycle 2: Specific Devices Reawaken Hope	9
3. Cycle 3: The Era of the Semiconductor Optical Amplifier (SOA)	9
4. Cycle 4: COLD: Conservative Optical Logic Devices	10
5. Cycle 5: Integrated Silicon COLD	10
6. Cycle 6: The Golden Age?	10
III. Logics for Optics	11
A. Logic Digraphs for Optical Logic	11
B. The Syntax of Logic Digraphs	12
C. The Semantics of Logic Digraphs	13
D. Incidence Matrices for Logic Digraphs	14
E. Optical Digraph Logic	15
F. On the Way to Vector Logic	16
G. Vector Logic	16
H. Complex Logic	19
IV. Interferometers for Special Conservative Optical Logic Operations	20
V. Toward an All-Passive NOR Gate	28
VI. The Mach-Zehnder Interferometer as an Optically Controllable Digital Light Deflector	30
A. Morphology of the DLD-Based Logic Device	33
B. Integration of DLD Logic Onto a Silicon Chip	34
VII. Multiple COLD Chips	35
VIII. Advantages Achieved by COLD	35
IX. Conclusions	36

Appendix A	37
Recent Selected Bibliography on Optical Logic	37
References	50

I. INTRODUCTION

This chapter covers the union of two fields that seldom touch each other—optical devices and Boolean logic. The history of that interaction between those fields is traced below, and we will attempt to make the text readable to those active in one field but not the other. The “bottom line” of this chapter is easy to summarize: there is a new kind of optical logic device with very exciting features and capabilities. It can be

- Programmed to perform any of the 16 Boolean logic functions
- Built into a silicon chip along with the electronics needed to program it
- Operated at any bandwidth at which optical signals can be produced and read
- Made to consume no energy in so doing.

Many of those strange and wonderful properties were presaged by much earlier and still ongoing work on “conservative logic”—logic that does not dissipate any information and so is reversible.

Much of the work in this field has been done at the two universities with which the authors of this chapter are affiliated. This chapter is designed to provide interested readers an overview of that ongoing work.

II. A SHORT OVERVIEW OF CONSERVATIVE LOGIC

This chapter is concerned with the familiar Boolean logic operations and a type of variant that can accomplish the same things in a quite different manner. That variant is called *conservative logic*.

Boolean logic is, by and large, performed using physical devices called Boolean logic gates. The names of some of these gates are familiar to all readers: AND, OR, NOR, and so forth. The computer used to type this chapter operates with Boolean logic gates. They are small, integratable, fast, cheap, and accurate—and they are continuing to improve rapidly in all of those characteristics. There is a strong burden of proof on any serious developer of optical logic devices. Why bother with them, since electronics is wonderful, ubiquitous, and the incumbent? Many works on optical logic shirk their burden of proof that they are even potentially superior to electronics in at least

A
0
0
1
1

The
ther

some con
in that reg
By des
output. G
often, the
way to sp
gates.

A strik
bits resul
If it is k
and B va
informati
also diss
temperat
trivial en
The prob
and thus
electroni
dissipate
of it. The
due to La

Perhap
destroyed
imposed
and Ben
hard to
accompli
do usefu
conserva
those gat
the chap

TABLE I
COMMON BOOLEAN GATES

A	B	AND (A, B)
0	0	0
0	1	0
1	0	0
1	1	1

A	B	OR (A, B)
0	0	0
0	1	1
1	0	1
1	1	1

A	B	NOR (A, B)
0	0	1
0	1	0
1	0	0
1	1	0

The truth tables for three common Boolean gates: AND, OR, and NOR. Altogether, there are $2^4 = 16$ such gates.

some conceivable circumstance. We will try to be somewhat more responsible in that regard herein.

By design, a Boolean logic gate has two binary inputs and one binary output. Given the two inputs, each gate has a special defining output. Most often, the lookup table defining the gate (called a truth table) is the easiest way to specify such a gate. Table 1 shows the truth tables of some familiar gates.

A striking aspect of these gates is that they destroy information. Two input bits result in one output bit. As a result, these gates are generally irreversible. If it is known that $AND(A, B) = 0$, there is no way to determine the A and B values that led to that output. Such gates dissipate information. Since information, entropy, and energy are closely coupled in physics, the gates also dissipate energy. The energy required to destroy one bit of information at temperature T is $kT \ln 2$, where k is Boltzmann's constant. This might seem a trivial energy price to pay, as kT is unimaginably small at room temperature. The problem is that at high speed, billions of bits per second are destroyed and thus the power that needs to be removed can be very great. Furthermore, electronic computer chips do not operate near kT . More typically, they dissipate $\sim 10^9 kT$ per operation. Therefore computers need cooling—a lot of it. They are major energy consumers. This physics-of-computer insight is due to Landauer (1961).

Perhaps the high energy price could be avoided if no information were destroyed. The resulting "conservative logic gate" would have no physics-imposed minimum energy. This concept was explored by Bennett (1962) and Bennett and Landauer (1985), but two questions are raised. First, it is hard to believe that a conservative logic gate that makes no decision can accomplish anything useful. Are there conservative logic devices that can do useful things? The answer is yes. The first and still most widely studied conservative logic gates were due to Fredkin and Toffoli (1982). Although those gates and their uses are fascinating, they are not discussed here to keep the chapter focused and reasonably compact.

Second, barely touched by the early theorists of conservative logic was the quantum mechanical uncertainty relationship between energy and time. It says, effectively, that the less energy you use, the slower you must go. That relationship is probably more intuitive if stated in the other direction: the faster you go, the more energy you need. But what if a conservative optical logic gate can be operated at zero energy? Will that require infinite energy or no energy? These questions are addressed in the tale related below.

A. *The Morphology and History of Optical Logic*

Almost half a century of research in optical logic has led to some brilliant successes and more than a few widely publicized failures. This section provides a short account of that history. The trend in refereed publications in the field is on a dramatic upswing. The doubling time for publication rate is only twice that for Moore's law (Schaller, 1997)—the field is booming. This trend makes now an appropriate time to ask the question: How can we improve on the rather unspecific term *optical logic*? Can we find a simple way to assign any optical logic device to a well-defined and highly meaningful niche within the very broad field of optical logic? That points to the need for a morphological analysis of optical logic that is revealing in itself and provides a way to characterize the type of optical logic described later.

The universal genius Johann Wolfgang von Goethe wrote in 1795 that "morphology may be viewed as a theory in and of itself" and that "morphology may be said to include the principles of structured form" (Miller, 1995). Goethe explicitly dismissed "number and quantity" and chose to pursue qualitative statements. The modern use of the term *morphological analysis* is employed here in Zwicky's sense (Zwicky, 1969). Most publications using the phrase *morphological analysis* deal with lexical or grammatical morphologies or physical morphologies of biological entities; however, the idea is quite general. Morphological spaces (in the simplest instances) can be viewed as hyperspaces of many dimensions. Each of the mutually orthogonal morphological axes is quantized into two (usually) or more disjoint regions. This defines hyper-rectangular parallelepipeds that we call *morphological niches*. Once the morphological niches are defined, we find that each example occupies one and only one niche. It now becomes possible to determine the occupation level of each niche. In so doing, much can be learned about the field, and advances can be made by contemplating why some niches are empty or nearly so while others are heavily occupied.

Our use of morphological analysis is only very distantly related to the image processing method called *morphological processing* (Dougherty and Lotufo, 2003).

FIGURE
expense of su
simplified cas

We consid

- A₁: Input optics, E
- A₂: Opto Mechan
- A₃: Con
- A₄: Out
- A₅: Inpu

A morph
by the vec

Because
dimension

Cascadabi
Essentiall




FIGURE 1. This diagram illustrates the optical logic morphological space but only at the expense of suppressing two axes and ignoring some possibilities along the axes illustrated. In this simplified case, there are $2^3 = 8$ morphological niches.

B. Morphological Axes

We consider a hyperspace with the following morphological axes:

- A₁: Input modality (Electronic, E; Optical, O, or Electronically modulated optics, EO)
- A₂: Operational principle (E; O; EO, Optical interaction with materials; Mechanical, M; Passive, P)
- A₃: Control of functionality (None—fixed functions, F; E; or O)
- A₄: Output modality (E or O)
- A₅: Input/output encoding (Same, S, or different, D)

A morphological niche for a logic device (electronic or optical) is specified by the vector

$$\mathbf{A}^T = (A_1, A_2, A_3, A_4, A_5).$$

Because complex five-dimensional spaces are difficult to visualize, a three-dimensional (3D) simplified morphology is shown in Figure 1.

C. Cascadability

Cascadability is possible (but not assured) when $A_1 = A_4$ and $A_5 = S$. Essentially all electronic logic devices are cascadable, but few optical logic

devices are. There are many devices for which $A_1 = O$ and $A_4 = O$, but $A_5 = D$. This observation is inserted to illustrate the utility of morphological analysis in discussing logic devices.

D. Electronic Logic Devices

Electronics occupies several niches.

$(E, E, F, E, S)^T$ is the most common. It is a simple fixed-function gate. It is cascadable.

$(E, E, E, E, S)^T$ is also widely used. Field programmable gate arrays (FPGAs) are an example.

E. The A_1 Axis in Optical Logic

O. A beam of light that is input into an optical logic device may already be modulated by amplitude, phase, polarization, and so on. For instance, it may arrive as a signal carrying information in and by that modulation.

E. It is quite common in optical logic to input the variables to be processed electronically and use optics to read the result. Much of the work reported here uses this approach.

EO. Some of the earliest optical logic gates used the nonlinearity of electrically driven lasers to achieve the desired nonlinearities.

F. The A_2 Axis in Optical Logic

Nearly all cases of optical logic have $A_2 = O$ or $A_2 = EO$. To most people, this is what defines *optical logic*.

G. The A_3 Axis in Optical Logic

Nearly all optical logic devices are fixed function, that is, in almost every instance the $A_3 = F$. We have introduced a new kind of optical logic for which the A_2 axis in optical logic = E. We have called these *universal logic gates*, because they can be switched electronically among any of the 16 Boolean logic gates.

In every
is the de
axis.

Sadly in
devices

While w
of optica
the field
include,
We pe
and hyp
we have

1. Cycl

"If th
a nail

Laser
1960s an
geometr
useful fo
of nonli
made th
"all-opt
logic w

This
publish
ogy" (K
commu

The
devices
comput
obvious

H. The A_4 Axis in Optical Logic

In every case of optical logic gates known to us, $A_4 = O$. This (apparently) is the de facto definition of optical logic, as it is the only fixed morphological axis.

I. The A_5 Axis in Optical Logic

Sadly in view of the need for $A_5 = S$ for cascadability, all optical logic devices known to us exhibit $A_5 = D$.

J. A Short History of Optical Logic

While we have made a serious attempt to produce an unbiased bibliography of optical computing (see below), we cannot produce an unbiased history of the field. There must be editorial judgment on what is and is not important to include, so we make no apology for this.

We perceive the field as having progressed through multiple cycles of hope and hype followed by depression and inactivity. Here are the primary cycles we have observed.

1. Cycle 1: Initial Enthusiasm Brought to a Crashing End

“If the only tool you have is a hammer, you tend to see every problem as a nail.”—Abraham H. Maslow

Lasers, holograms, and nonlinear optics reawakened optics in the late 1960s and early 1970s. Suddenly physical optics became more important than geometric optics in terms of excitement generated. Nonlinearities had to be useful for something. But what? Logic seemed an obvious answer. Every form of nonlinearity from lasers to photorefractives was explored. Claims were made that were embarrassing to some of us even then about the future of “all-optical computers.” At the heart of all computers is the logic, so optical logic was to be the way to keep Moore’s law forces going.

This phase crashed twenty years ago when IBM physicist Robert Keyes published a paper entitled “Optical Logic in the Light of Computer Technology” (Keyes, 1985). It caused an instant furor in the fledgling optical logic community.

The Keyes paper was narrowly focused on the use of nonlinear optical devices to replace transistors as the logic components of a general purpose computer. To our knowledge, no one now seriously proposes such a thing, so obviously Keyes was right. So why revisit the paper now? Our reason is that

most of his arguments apply to optical logic broadly—not just for that narrow purpose.

The arguments that seem peculiar to the general purpose computer (cascadability, low cost, reliability, small size, low power, uniform and controllable fanout, and so forth) still apply to the more limited applications for optical logic practiced and contemplated today. If that is so, then optical logic devices failing those tests dramatically have an extra burden of proof if their inventors seriously propose that their devices be used.

Keyes remarked, "Attempts to introduce new technologies for logic gates often fail because a focus on device speed diverts attention from other factors." This statement is a cautionary warning readers (and perhaps even referees) in the field might attend. We have experiments involving thousands of dollars worth of equipment filling an optical table that achieve some logic operations at almost the speed of the transistors in the PC. Surely, the authors of such papers should offer us the readers some hope that these huge limitations might someday be overcome.

Elsewhere Keyes notes, "Circuits designed for widespread use and mass production must take into account the variability of device characteristics and operating conditions." Just because a doctoral student can make one at the end of an arduous thesis effort does not mean that it can be produced.

There is a tempting error that optical logic papers sometimes commit and is not new. Keyes saw it even two decades ago and warned against it. Sadly, his warning is often ignored. He said, "One must also avoid the error of comparing laboratory experiments with contemporary commercial technology, rather than with the advanced technologies that will be available when the laboratory results have been reduced to practice." Moore's law shows no sign of failure.

Keyes advanced specific criticisms against logic based on nonlinear optics. They concern size, reliability, and cascadability.

On size, he stated "Digital optical devices tend to be large, with dimensions in the ten to several hundred micrometer range." That tendency has changed only slightly, and submicron optical devices seem problematical even in principle.

The reliability requirement (in terms of fractions of operations of any logic element that are likely to fail) depends on the number of devices, how many operations per unit time are required of them, and mean time between failure for the system (as Keyes detailed in his paper). He concluded 20 years ago that a failure rate of 10^{-10} per hour or better was needed then. Twenty years of Moore's inexorable law make the current needs much more severe.

Cascadability is vital to digital computing. The problems concerning different input and output encryption and unknown and variable fanout have already been noted. Keyes also pointed out that connection reliability was

critical. He compared and is being in optics.

It should all-optical sought to

We believe they were

- Not even logic devices treated
- Author's ability.

2. Cycle

Four independent Each was of massive grandiose order):

- A shaded
- Logic of SEED
- Optical
- A technical dimension

All of the the first e killed the

3. Cycle

Here, at least was the computer technology the SOA- They are costly optical and has r

critical. He also noted that discrete component connections system fare poorly compared with integrated circuit connections. Level control (0s being real 0s and 1s being a predictable fixed value) also seemed easier in electronics than in optics.

It should be evident that Keyes' concerns are still valid. Making a full all-optical computer seems highly unlikely. However, the smaller lessons he sought to teach us are still often neglected.

We believe the following two rules would help the field if, as is unlikely, they were widely followed.

- Not everything that can be done optically should be done optically. Optical logic devices that cannot be defended as even potentially useful should be treated with caution or indifference.
- Authors should attend to the critical issues of size, reliability, and cascading ability.

2. Cycle 2: Specific Devices Reawaken Hope

Four independent devices/systems appeared more or less simultaneously. Each was said to solve the problems. At least two of them were the subject of massive publicity efforts that led to even greater depression when the grandiose claims failed to be demonstrated. The devices were (in no particular order):

- A shadow casting system for optical parallel array logic systems (OPALS)
- Logic devices based on a multiple quantum well-type of device called a SEED
- Optical programmable logic arrays
- A technique based on pattern recognition and look up tables (a kind of two-dimensional [2D] cellular array processor) called *symbolic substitution*

All of these were much closer to the goal of practicality than the concepts for the first cycle. Unfortunately, the combination of hype and failure effectively killed the field.

3. Cycle 3: The Era of the Semiconductor Optical Amplifier (SOA)

Here, at last, optical logic became practical and useful. Perhaps the key change was the realization that (as Keyes was trying to indicate), the all-optical computer is not a feasible or even desirable goal. Optical logic must be a niche technology that is suitable for only some, not all, purposes. The niche filled by the SOA-based logic devices is signal processing in infrared communication. They are tremendously fast and practical for this purpose, and they can avoid costly optical-to-electronic-to-optical conversions. This cycle is still ongoing and has restored the credibility of the words *optical logic*.

4. Cycle 4: COLD: Conservative Optical Logic Devices

COLD aims at satisfying needs in other niche markets. Where it is applicable, it has uniquely wonderful properties. For many applications, however, it is not applicable. This (COLD) field is the topic of this chapter.

5. Cycle 5: Integrated Silicon COLD

Recently many integrated optical devices on silicon substrates have been developed and many more are being developed that combine small optical components on the same substrate as the electronics that operate them—a kind of “best of both worlds” approach. Those devices can be used for COLD.

6. Cycle 6: The Golden Age?

Optical logic suffers from its own problems (some of which are discussed here) and from competition with a far better-developed field of electronic logic and its inexorable rapid improvement (Moore's law in its various forms). Now it appears that trends in electronics that have been exhibited for the past 50 years may soon introduce expanded niches for optical logic. Here is a brief discussion of a subject whose details carry far beyond the scope of this chapter.

1. Accelerating charges in electronic logic circuits produce radiating electromagnetic fields, additional to low-range reactive electromagnetic fields.
2. Radiated power is proportional to the frequencies of several harmonics of the processor clock frequency.
3. Converting that into the current terms of Moore's law, the amount of power radiated doubles every 18 months.
4. To avoid evanescent leakage between components and “wires,” they must be spaced several wavelengths apart.
5. The antenna mismatch between wavelength and component sizes may be improved somewhat, avoiding resonances.
6. At 10 GHz, the wavelength is about 0.5 cm in silicon surface waveguide. At 100 GHz (where Moore's law predicts we will be in 2013), the wavelength is still big: 0.5 mm.
7. Therefore, ultra-high clock cycle rates will require very large spacing of components to avoid major crosstalk problems. This suggests that the 50-year trend in electronics of simultaneous and proportional increase in speed and decrease in size can no longer occur. Increasing speed will require increasing size.
8. The optical wavelength of interest remains fixed at about 1.5 μm . Thus, optical components working at very high clock rates can be put much closer together than can electronic components.

9. It seem
- chips.
10. Once a
- sense.
11. Optical
12. That is
- change

For the m
ways for o
overwhelm
of Boolean
an approach
has begun
to optical
digraphs, v
are innova
easily imp
extendable
to the com
with the w

A directed
directed e
segments,
edge is an
direction
ized set-th
diagramm
of terms a
digraph to
Mes, and
the Apper
have enha
Digrap
of those p
deformati

9. It seems likely that on-chip optics will be important for ultra-high-speed chips.
10. Once a signal is in the optical domain, doing logic on it optically makes sense.
11. Optical logic could become ubiquitous in future computer chips.
12. That is especially the case if, as is the case, the optical logic elements can change functionality rapidly under user control.

III. LOGICS FOR OPTICS

For the most part, the history of optical logic has involved searching for ways for optical elements to implement familiar logical systems. Thus, the overwhelming majority of work has concentrated on implementing some form of Boolean logic in much the same way that electronics does. Although such an approach may seem obvious, it is not the only possible one. Recently work has begun to formulate new systems of logic that are particularly amenable to optical implementation. This section surveys three of these logics: logical digraphs, vector logic, and complex logic. Logical digraphs and vector logic are innovations in logical syntax. They both use a diagrammatic syntax that is easily implementable in optics. In addition, vector logic promises to be readily extendable to fuzzy logic. Complex logic extends traditional semantic systems to the complex plane. This yields a logical system that is more compatible with the wave equations typically used in optics.

A. Logic Digraphs for Optical Logic

A *directed graph (digraph)* is a mathematical object called a graph with directed edges. A *graph* is a network of nodes, called vertices, and line segments, called edges, between one or more pairs of vertices. A *directed edge* is an edge that comes out of a vertex and goes into a vertex in one direction only. Graphs can be diagrammed topologically as well as symbolized set-theoretically and algebraically. *Logic digraphs* are digraphs used in a diagrammatic logic to represent propositions and arguments for both the logic of terms and the logic of propositions. Such a diagrammatic logic is called digraph logic. Pioneering work in digraph logic has been done by Gardner, Mes, and Harary (Gardner, 1983; Mes's unpublished work is mentioned in the Appendix of Gardner and Harary, 1988). McCurdy and Westphal (2005) have enhanced and extended the work of Harary and Gardner.

Digraph theory is a part of combinatorial topology. *Topology* is the study of those properties of geometric objects that are invariant under continuous deformation. *Combinatorics* is the study of ways and numbers of ways

that discrete objects can be combined. Since digraphs are constructed by combining vertices and directed edges, they can be analyzed and explicated both combinatorially and topologically (Boltyanskii and Efremovich, 2001).

B. The Syntax of Logic Digraphs

The space of logic digraphs is n -dimensional, topological space. Syntactically, vertices may be placed in that space anywhere short of losing numeric identity, and edges may be inscribed as any continuous curve of any length greater than zero. However, pragmatically, it is convenient to place the vertices in the plane. When diagrammed, vertices are nodes labeled either P_i or \bar{P}_i , where $1 \leq i \leq m$ or $P, Q, R, \dots, \bar{P}, \bar{Q}, \bar{R}, \dots$ when the number of vertices is small. Another diagrammatic convention places the respective P_i and \bar{P}_i at diametrically opposite locations on a circle. One further convention is that directed edges are to be straight lines except when diagramming edges in cycles. If labels for edges are needed, e_1, e_2, \dots, e_n are used.

A well-formed logic digraph (*wfld* pronounced "woofled") includes any vertex and its label inscribed in the plane, any digraph in which a directed edge is drawn out of a vertex into a vertex, any digraph in which the direction of any edge has been reversed, any digraph in which the tail of a directed edge is detached from a vertex and then reattached to a vertex, and finally, any digraph in which a directed edge has been erased.

The mathematics of graph theory can be used to analyze and construct logical digraphs. One such mathematical notion that plays a major role in digraph logic is transitive closure of a digraph (Gross and Yellen, 2004) (Figure 2). Figure 2(a) is a digraph of a directed sequence of directed edges beginning out of vertex A via vertex B ending into vertex C. In such cases, the application of transitive closure permits a directed edge out of vertex A directly into vertex C [Figure 2(b)].

The result is an acyclic digraph called a *transitive graph*. Transitive closure is, obviously crucial for the semantics of arguments, but also, somewhat




FIGURE 2. Illustrative directed graphs (digraphs). Figure 2(b) is derived from Figure (a) by a process called transitive closure that is important to the logic developed here.

surprising
mathemati
F and G an
of G and.
subgraph c
ignoring d
digraph is
called *com*

Digraphs c
Proposit
where $1 \leq$
such cases
out of vert
[Figure 3(b

Compos
directed ed
are conjun
they have
proposition
properties
between co
logical dist
For exampl
alternation
in Figures 4

Figure 4
vertices. an
of two edg
alternation
in Figure 4
contraposit
since $p \rightarrow$
proposition

Fig

surprisingly, for the semantics of conjunctive propositions. Two other mathematical notions are those of connected and disconnected digraphs. If F and G are digraphs and the labeled vertices of F are included in the vertices of G and, further, the edges of F are included in the edges of G , then F is a subgraph of G . A digraph is connected if there is an edge-vertex sequence, ignoring direction, between any two vertices in that digraph. Otherwise, a digraph is disconnected. The maximal connected subgraphs of a digraph are called *components* (Gross and Tucker, 1987).

C. The Semantics of Logic Digraphs

Digraphs can be used to represent propositions and arguments.

Propositions. Single propositions, P_i , are directed edges into vertices P_i , where $1 \leq i \leq m$. Typically, they are directed edges out of P_i [Figure 3(a)]. In such cases the logical negation of these propositions, $\sim P_i$, are directed edges out of vertices P_i into vertices P_i respectively, that is, with edges reversed [Figure 3(b)].

Compound propositions are logic digraphs consisting of two or more directed edges. They are either connected digraphs, in which case they are conjunctive propositions, or they are disconnected digraphs, that is, they have two or more components, in which case they are alternational propositions. Connectedness and disconnectedness are topologically invariant properties of that digraph. Thus, in digraph logic the logical distinction between conjunctive and alternational propositions is displayed by the topological distinction between connected digraphs and disconnected digraphs. For example, conjunctive propositions of two conjuncts, $p \wedge q$, and an alternational proposition of two alternates, $p \vee q$, are diagrammed as shown in Figures 4(a) and 4(b).

Figure 4(a) consists of two edges as a single component, ignoring isolated vertices, and, hence, is a conjunctive proposition. Figure 4(b) also consists of two edges, each of which is a separate component and, hence, is an alternational proposition. The conditional proposition, $p \rightarrow q$, is diagrammed in Figure 4(c). Note that the same diagram also represents logically equivalent contrapositive of $p \rightarrow q$, $\sim q \rightarrow \sim p$. It, too, is not a conjunctive proposition since $p \rightarrow q$ is equivalent to $\sim(p \wedge \sim q)$, but rather it is an alternational proposition since it is equivalent to $\sim p \vee q$.




FIGURE 3. These simple digraphs show the distinction between P and $\sim P$.




FIGURE 4. The relationships among propositions p and q .

Arguments. Propositions represented by directed edges can be combined in the same logical digraph to represent the premises of arguments. Applying transitive closure to such logical digraphs, directed edges for conclusions can be drawn literally and logically. The result is a digraph representing an argument. For example, Figure 5(a) is the logical digraph for the argument of affirming the antecedent and Figure 5(b) is the logical digraph for the argument of hypothetical syllogism.

D. Incidence Matrices for Logic Digraphs

In graph theory matrices can be used to represent digraphs algebraically. The incidence matrix M for a logic digraph has m rows, one for each vertex, and n columns, one for each edge. An entry m_{ij} in the i -th row and the j -th column of M , where $1 \leq i \leq m$ and $1 \leq j \leq n$ is





FIGURE 5. In Figure 5(a), transitive closure was applied once to draw the directed edge out of Q directly into Q representing the conclusion q . In Figure 5(b), transitive closure was applied twice to yield the directed edges that represent the conclusion $p \rightarrow r$.



(a) Affir

FIGURE for the conc (b) The edge and e_4 , requ to yield the

+1, -1, 0, i

(Swamy Thus, whereas Incide for argu premises A vertic columns dence m syllogism

Digraph for light passive that for a the abse equal the




FIGURE 6. (a) The edge-columns for the premises, e_1 , e_2 , and e_3 , sum to the edge-column for the conclusion e_4 . Thus, transitive closure is captured algebraically by a kind of vector addition. (b) The edge-columns for premise $p \rightarrow q$, e_1 and e_2 , and the edge-columns for premise $q \rightarrow r$, e_3 and e_4 , require two separate applications of transitive closure, namely, $e_5 = e_1 + e_3$ and $e_6 = e_2 + e_4$ to yield the two edge-columns for the conclusion $p \rightarrow r$.

- +1, if the j -th edge is incident out of the i -th vertex;
- 1, if the j -th edge is incident into the i -th vertex; and
- 0, if the j -th edge is neither incident out of nor into the i -th vertex

(Swamy and Thulasiramin, 1981).

Thus, the vertex out of which a directed edge is incident is a logical source, whereas the vertex into which a directed edge is incident is a logical sink.

Incidence matrices can symbolize both digraphs for propositions and for arguments. In incidence matrices for arguments, the edge-columns for premises are all to be placed to the left of the edge-columns for the conclusion. A vertical partition line is inserted between the last of the premise edge-columns and the first of the conclusion edge-columns. For example, the incidence matrices of the digraphs for affirming the antecedent and hypothetical syllogism are shown in Figure 6.

E. Optical Digraph Logic

Digraph logic can be implemented optically with directed edges as conduits for light and vertices as entrance and exit ports. Networks of these would be passive means for doing logic. They would also be conservative in the sense that for all combinations of inputs where the presence of light represents 1 and the absence of light represents 0, the number of 1s and 0s in the inputs would equal the number of 1s and 0s in the outputs. Finally, every logical digraph

mbined in
Applying
nclusions
senting an
argument
h for the

cally. The
tex, and n
th column

\overline{R}
 r
 a

l edge out of
plied twice

has a corresponding inverse digraph. For example, the inverse of the logical digraph for $p \wedge q$ is the digraph for $q \wedge p$. The reason for the invertibility of all logical digraphs is that they are permutation functions. All permutation functions are invertible. Logic can be done by *permuting* channels of light.

F. On the Way to Vector Logic

The space of vector logic is an n -dimensional space with a quasi-Cartesian coordinate system. Within that space vectors representing propositions have fixed locations, fixed directions, fixed lengths, and therefore fixed points of origination and termination. Digraph logic is a kind of relative vector logic with directed edges of no fixed location, no fixed length, with only relative directions and relative points of origination and termination. If, however, we wish to make certain spatial operations part of the syntax of our diagrammatic logic, then metric and projective properties must be imposed on the space of logical digraphs to provide the means for performing such logical operations as negation and contraposition. These types of imposition eventually induce a fixed point in that space which it is natural to treat as an origin. Some of the laws governing these spatial operations are those of the dihedral group D_4 , the group of the reflections of the square.

G. Vector Logic

Vector logic treats propositions as vectors in logical space. Logical space is an n -dimensional space whose axes are determined by the variables under consideration. Within this space, vectors represent propositions. Because we are concerned with Boolean logic, we take the space to be discrete, specifically the n -th power of $\{-1, 0, 1\}$ where -1 on an axis represents the negation of the variable associated with that axis. This chapter concentrates on two dimensions, p and q , but we have shown elsewhere (Westphal and Hardy, 2005) that the logic is easily extended to n dimensions.

Consider then a 2D space in which the axes are labeled by propositional variables. Two-dimensional space is used here for expositional reasons, but (Westphal and Hardy, 2005) the results also hold for n -dimensional space. To model Boolean logic, we consider only that discrete subspace in which the points have integer values between -1 and 1 , understanding -1 to represent a value of "false" for the relevant variable. The resulting space is shown in Figure 7.

Within this space vectors represent propositions. For example, the vector from the origin to (p, q) represents " $P \vee Q$." Translating this vector from the origin to $(-p)$, yields $(-p) \rightarrow (q)$, which is naturally interpreted as

FIGURE
theorems re

$\sim\sim P \rightarrow$
translatio
ception.
the conj
not equi

Even
become
importan
vector C
origin p

FIGURE
interpret




FIGURE 7. The 2D vector space for premises p and q and their negations. Propositions and theorems relating p and q can be worked out in this space to draw valid conclusions.

" $\sim P \rightarrow Q$." It is important that these two propositions are equivalent. Vector translation typically preserves propositional content with one interesting exception. Vectors that end at the origin are considered to be bound and express the conjunction of the literals at their starting point. As conjunctions they are not equivalent to any free vector. Figure 8 illustrates the interpretation.

Even at this stage of the exposition, some interesting logical relationships become apparent. For example, reversing any vector produces its dual. An important point is that since P is self-dual, it can be expressed both by the vector $O \rightarrow (p)$ and by $(p) \rightarrow O$. Sliding a vector lengthwise through the origin produces a vector that expresses the negation of the original.




FIGURE 8. Vectors directed toward the origin and translations of those vectors have unique interpretations as shown. They are ANDs, not ORs, as are vectors pointing away from the origin.

the logical
invertibility
permutation
of light.

-Cartesian
tions have
l points of
ector logic
ly relative
wever, we
grammatic
e space of
operations
y induce a
me of the
up D_4 , the

al space is
bles under
. Because
> discrete,
resents the
ncentrates
stphal and

positional
asons, but
space. To
which the
represent
shown in

the vector
ctor from
preted as




FIGURE 9. This figure shows how vector logic can draw the correct conclusion (q) from the two propositions $P \vee Q$ and $\sim P$.

The real power of the system lies in the ability to model inference by vector addition. Provided the vectors involved are either all free or all bound, the proposition expressed by the sum of a set of vectors will be a logical consequence of the propositions expressed by the vectors in the set. Figure 9 illustrates this property with regard to disjunctive syllogism ($P \vee Q, \sim P$ therefore Q), with the bold arrow representing the conclusion. The requirement that all vectors be free in this case constrains the interpretation of the top vector to $\sim P$ rather than P .

This allows us to express any proposition that is equivalent to either a disjunction of literals or a conjunction of literals and perform logical operations on them. We have suggested elsewhere (Westphal *et al.*, 2005) how such operations can be computed optically with simple Fourier optics. Similar results can be achieved using tunable prism deflectors (article forthcoming).

To achieve expressive completeness (the ability to express every function of Boolean logic), we introduce the notion of a system of vectors. A *system of vectors* is a set of vectors that jointly expresses a single proposition. We require that systems of vectors contain either only bound vectors or only free vectors. A system of bound vectors expresses the disjunction of what each of the vectors expresses individually, whereas a system of free vectors expresses the conjunction of what the vectors express individually. This provides the ability to express any proposition that can be expressed in either conjunctive or disjunctive normal form. Of course, as every Boolean proposition can be expressed in each of these forms, this yields expressive completeness. Figure 10 shows $(P \wedge Q) \vee (\sim P \wedge \sim Q)$ as expressed by a system of free vectors.

Further
in logic
Boolean
represent
counterp
remains

Boolean
extensio
Łukasie
logic wi
offici
logic by
extends
comple
number
logic in
earlier

The p
the log
equatio
Bolean
to an o

Just
to $\{0, 1\}$




FIGURE 10. $(P \vee Q) \wedge (\sim P \vee \sim Q)$.

Further rules, such as those for combining systems of vectors, are presented in logic as a vector system (Westphal and Hardy, 2005). Clearly, much of Boolean logic can be accomplished vectorially. As we have shown, such representations are far easier to implement optically than are their binary counterparts. Whether all of Boolean logic can be captured in vector logic remains an open question.

H. Complex Logic

Boolean logic only allows two values, 1 and 0. There have been many extensions to Boolean logic based on allowing more values. For example, Łukasiewicz (1920) (in French, translation by McCall, 1967) suggested a logic with three values, and Post (1921) (reprinted by Van Heijenoort, 1967) offers logics with integer-many values. Fuzzy logic further extends Boolean logic by allowing all real values between 1 and 0 inclusive. Complex logic extends each of these logics (including Boolean) by allowing variables to take complex values. The value of a function in complex logic is thus a pair of numbers, one real and the other imaginary. We concentrate on the complex logic initially developed by Ramot *et al.* (2002, 2003), although we note an earlier formulation by Mizraji (1992).

The promise of complex logic with respect to optical implementation is that the logic will more easily mesh with the complex values used in waveform equations and still yield results that are interpretable within the context of Boolean and/or fuzzy logic. Again, in our approach, we try to adapt the logic to an optical implementation rather than conversely.

Just as fuzzy logic reduces to Boolean logic when the values are restricted to $\{0, 1\}$, complex logic should reduce to its base logic when the imaginary

components are 0. However, the inclusion of phase information allows propositions to "interfere" in much the same way that coherent beams of light can interfere with each other.

Although much work remains to be done both on complex logic itself and any potential optical implementation, early results are promising. For example, a central function in Ramot *et al.*'s presentation is *vector aggregation*. Vector aggregation allows multiple complex fuzzy sets to be summarized by a single one. Given a collection of sets A_1, A_2, \dots, A_n , vector aggregation produces a set A such that for any x , the grade of membership of x in A is the weighted sum of the grade of membership of x in A_1, A_2, \dots, A_n . If the weights are assumed to be equal, then the membership grade of x in A is given by the formula

$$\mu_A = \frac{1}{n} \cdot \sum_{i=1}^n \mu_{A_i}(x),$$

where the membership grades are complex. Electronically this function is nontrivial to compute. However, optics can compute it very easily. If we take each μ_{A_i} to be encoded as intensity and phase of mutually coherent beams of light, then μ_A is encoded by the intensity and phase of their superposition. In the case of two beams, this function can be implemented by adjusting the phase of one beam by $\pi/2$ and joining the beams with a beamsplitter. One output of the beamsplitter yields μ_A yields its complement. As with Fourier transform, we have a function that is easy to compute optically but difficult to compute electronically. However, in this case the function is part of logic.

Vector aggregation is not the only piece of complex logic that has a relatively simple optical implementation.

Clearly more research is needed—both on the development of complex logic and on its optical implementation. The same holds true of logical digraphs and vector logic. However, in each case clear advances are seen by focusing on matching logic to optics rather than the more traditional method of trying to mimic electronic logic with optics.

IV. INTERFEROMETERS FOR SPECIAL CONSERVATIVE OPTICAL LOGIC OPERATIONS

Interferometry is key to much that follows. As some readers may not understand interferometry, a brief review is provided here. The illustrative example will be a Mach-Zehnder interferometer, but almost any interferometer can be used. Figure 11 shows a Mach-Zehnder interferometer.

Assume a beamsplitter takes two inputs from left and bottom (Figure 12). If it is necessary, a phase shifter may be inserted to one of the inputs to make

FIGURE
(arrow). It is
beams into tw

two input
pair of log

An inter
encoding
amplitude

For amp
by a fixed
coherent.
they offse
in Table 2

It is ob
C can be
output C
output C d

In phase
but the pl

FIGURE
the basic uni
output beams




FIGURE 11. A simple Mach-Zehnder interferometer. The laser light enters from the bottom left (arrow). It is split into two beams by the first beamsplitter. A second beamsplitter combines the two beams into two distinct mixtures of the beams produced by the first beamsplitter.

two input beams interfere properly. Then the beamsplitter can be viewed as a pair of logic gates with inputs A and B and outputs C and D.

An interferometer can be interpreted as different logic gates with a different encoding method. There exist at least two classes of encoding for inputs: amplitude encoding and phase encoding.

For amplitude encoding, 0 is represented by no energy and 1 is represented by a fixed level of energy. If both A and B are 1, then they are mutually coherent. The interferometer is adjusted such that if both A and B are 1, then they offset in D output and all energy goes out from C. The results are shown in Table 2.

It is obvious that the output D can be interpreted to an XOR gate. Output C can be thresholded at either level $\frac{1}{2}$ or 2. If $\frac{1}{2}$ is the threshold, then the output C is an OR gate. On the other hand, if 2 is the threshold, then the output C can be interpreted as an AND gate.

In phase encoding, the amplitudes and polarizations of both inputs are fixed but the phases corresponding to Boolean values 0 and 1 differ by π . We




FIGURE 12. A beamsplitter with two inputs and two outputs; a phase controller in one beam is the basic unit studied. A and B are mutually coherent inputs to the beamsplitter leading to two mixed output beams C and D. The phase shifter affects how the beams are mixed.

ation allows
eams of light

gic itself and
g. For exam-
aggregation.
mmarized by
aggregation
of x in A is
... , A_n. If the
in A is given

s function is
ly. If we take
erent beams
uperposition.
adjusting the
splitter. One
with Fourier
ut difficult to
of logic.

o that has a
of complex
e of logical
s are seen by
onal method

OPTICAL

y not under-
erative exam-
eter can be

(Figure 12).
puts to make

TABLE 2
AMPLITUDE ENCODING

Input A	Input B	Output C ^{2*}	Output D ²
0	0	0	0
0	1	½	½
1	0	½	½
1	1	2	0

* The detected outputs have patterns that can be used (after thresholding) to implement OR and XOR gates.

assume that the phase of input B is shifted by $\pi/2$. The response table for this case is shown in Table 3.

For inputs, we assume that $-1/\sqrt{2}$ is interpreted by 0 and $1/\sqrt{2}$ is interpreted by 1. In this coding schema, the output C can be viewed as an XOR gate and the output D can be viewed as a COINC logic gate after detection. However, inputs $(-1/\sqrt{2}, -1/\sqrt{2})$ vs. $(1/\sqrt{2}, 1/\sqrt{2})$ and inputs $(-1/\sqrt{2}, 1/\sqrt{2})$ vs. $(1/\sqrt{2}, -1/\sqrt{2})$ are distinguishable before detection. In other words, this pair of gates is reversible before detection.

Having constructed XOR/COINC logic gates with Mach-Zehnder interferometers, it is natural to ask what kinds of logic gates will be obtained if more than one beamsplitter and phase shifter are cascaded when if a certain kind of coding schema is used—say, phase coding. For example, can we construct the AND, OR, NAND, and NOR gates. Surprisingly, we can prove that logic gates that can be constructed by beamsplitters and phase shifters, or even any linear devices, are very limited if inputs are encoded by phases.

Conservative optical devices must obey the energy conservation law. Thus, the output energy should be same as the input energy. Conversely, all conservative optical devices are reversible. That means, if the relationship between

TABLE 3
PHASE ENCODING

Input A	Input B	Output C	Output D	Output C ²	Output D ²
$-1/\sqrt{2}$	$-1/\sqrt{2}$	0	-i	0	1
$-1/\sqrt{2}$	$1/\sqrt{2}$	-1	0	1	0
$1/\sqrt{2}$	$-1/\sqrt{2}$	1	0	1	0
$1/\sqrt{2}$	$1/\sqrt{2}$	0	i	0	1

The prediction signals from a phase-modulated two-input interferometer produce two outputs that are clearly reversible (conservative).

A	B
0	0
0	1
1	0
1	1

A and B are inputs and B represents 0 or 1.

input and other words (O₁, . . . , logic gate

Because same energy output is 0

The gate cascading produce the

The gate NAND. It as all of the

The gate not produce

The gate is interpreted the function as 0. It is achievable

The reversible argument each input above pair two possible and C₂/I principle every pig

TABLE 4
ACHIEVABLE INPUT-OUTPUT PAIRS

A	B	C ₁	D ₁	C ₂	D ₂	C ₃	D ₃	C ₄	D ₄
0	0	0	1	0	1	0	1	½	½
0	1	0	1	0	1	0	1	½	½
1	0	0	1	0	1	1	0	½	½
1	1	0	1	1	0	1	0	½	½

A and B are inputs, and C_i and D_i are pairs of possible outputs. It is assumed that 0 and 1 values of A and B represent physical inputs $-1/\sqrt{2}$ and $1/\sqrt{2}$, respectively; 0 or 1 Outputs represent $|\text{output}|^2$ is 0 or 1.

input and output is expressed as a function $\mathbf{O} = \mathbf{f}(\mathbf{I})$, where $\mathbf{I} = (I_1, \dots, I_n)$ and $\mathbf{O} = (O_1, \dots, O_n)$, then the function \mathbf{f} is a reversible function. In other words, given any (O_1, \dots, O_n) , there is a *unique* (I_1, \dots, I_n) such that $(O_1, \dots, O_n) = \mathbf{f}(I_1, \dots, I_n)$. These two conditions can help rule out many logic gates (Table 4).

Because phase coding schema is being used, all possible inputs have the same energy. So if outputs are encoded by the energy after detection, then one output is 0 if and only if the other output is 1.

The gates represented by C₁ and D₁ are **0** and **1**. We will show that cascading simple gates, or furthermore, *any* linear optical logic gate, cannot produce these.

The gates represented by C₂ and D₂ are very desirable. They are AND and NAND. The former is useful in many cases, but the latter is more important, as all of the other 15 Boolean gates can be built from NAND gates.

The gates represented by C₃ and D₃ are not very interesting, but they are not precluded by energy conservation.

The gates represented by C₄ and D₄ are not Boolean functions if energy 1 is interpreted as 1 and energy 0 is interpreted as 0. However, it also represents the function **1** if we interpret energy ½ outputs as 1 and energy 0 outputs as 0. It is clear that more restrictions are needed to narrow which gates are achievable in the manner.

The reversible argument can be used to exclude some possible outputs. That argument states that the outputs must be distinct and uniquely determined for each input pair. So if all nonzero outputs have the same phases, then all the above pairs of outputs are not possible. If phases of nonzero outputs can have two possible values (e.g., 1 and -1 or i and -i) before detection, then C₁/D₁ and C₂/D₂ can be excluded by the pigeon-hole principle. (The pigeon-hole principle asserts that if we have fewer pigeon holes than pigeons and we put every pigeon in a pigeon hole, then there must result at least one pigeon hole

with more than one pigeon.) However, C_3/D_3 and C_4/D_4 cannot be excluded. Actually, the trivial direct output will generate C_4/D_4 .

This output is not a very surprising or profound result, but it serves as a good introduction to the more general and interesting methods and results. We can prove the following theorem.

Theorem 1. *For a linear two-inputs, two-outputs optical logical system, if Boolean 0 and 1 are interpreted by beams with equal energy but opposite phases, then the only possible outputs are XOR/COINC or 0/1 if at most two possible outputs are allowed (that means no thresholding is allowed).*

Proof. A simple Mach-Zehnder gate produces XOR/COINC output, and a trivial direct output (that means two outputs are just two inputs) will produce 1 function after detection. Therefore, we just have to prove that these two pairs of functions are the only two pairs of functions we can get for linear optical logical gates.

Assume we encode 0 and 1 by the input $-\alpha$ and α , respectively. So the inputs $(-\alpha, -\alpha)$ and (α, α) are encoded by (0, 0) and (1, 1) respectively. Note that $(c\alpha, c\alpha) = (-\alpha, -\alpha)$, where $c = -1$. So if $f(a, b)$ is a linear function, then $f(-\alpha, -\alpha) = -f(\alpha, \alpha)$. That means, the outputs of (0, 0) and (1, 1) have the same energy but with opposite phases. Thus, after detection the outputs of (0, 0) and (1, 1) are the same. Similarly, we can prove that the output of (0, 1) has the same energy as the output of (1, 0). Thus the only possible output functions are the four functions shown in Table 5.

By energy conservation requirement, if one output is XOR or COINC (after detection), then the other one must be COINC or XOR, respectively. If one output is 0, then the other one must be 1. If one output is 1, the other one can be either 0 or 1. So the only pair that must be excluded is 0/1.

Toward contradiction, we assume that there is an optical linear gate that can generate 0/1 pair. Let the output function for 1 output be f and assume $f(\alpha, \alpha) = \beta$ and $f(-\alpha, \alpha) = \gamma$. Then $f(-\alpha, -\alpha) = -\beta$ and $f(\alpha, -\alpha) = -\gamma$. Besides, $|\beta| = |\gamma| = \sqrt{2}|\alpha|$. We assume $c = \gamma/\beta$. So $|c| = 1$ and $\gamma = c\beta$.

TABLE 5
THE ONLY PAIRS OF LOGIC OPERATORS THAT CAN BE
IMPLEMENTED INTERFEROMETRICALLY AND REVERSIBLY

Input A	Input B	XOR	COINC	0	1
0	0	0	1	0	1
0	1	1	0	0	1
1	0	1	0	0	1
1	1	0	1	0	1

By the
 $f(-\alpha, \alpha)$
the other
 $(-\alpha, \alpha)$.
 $c = -1$
possible o

Another
proved th
interest is

Theorem
phase be
generate
 $\sim B$.

Proof. A
inputs. L
the linear
a Boolean
either γ
and $f(\alpha$
interprete
function
 $\sim B$. If γ
is interpre
the proof

In addi
gate only

A Fred
with thre
first rever
A Fredkin
that $c' =$
natural to
Fredkin g

Theorem
equal-ene
energy of

be excluded.
 it serves as a
 s and results.

cal system, if
 but opposite
 f at most two
 wed).

output, and a
 will produce
 ese two pairs
 linear optical

ively. So the
 respectively.
) is a linear
 of (0, 0) and
 ter detection
 prove that the
 hus the only
 i.
 COINC (after
 tively. If one
 other one can

ear gate that
 and assume
 $f(\alpha, -\alpha) =$
 $|c| = 1$ and

By the linearity of the function, $f(c\alpha, c\alpha) = cf(\alpha, \alpha) = c\beta = \gamma = f(-\alpha, \alpha)$. Besides, if $(c\alpha, c\alpha)$ are two inputs for the gate, then the output for the other output is $c0 = 0$. So $(c\alpha, c\alpha)$ generates exactly the same outputs as $(-\alpha, \alpha)$. Since an optical logic gate is reversible, $-\alpha = c\alpha$ and $\alpha = c\alpha$. So $c = -1$ and $c = 1$, which is a contradiction. This proves that **0/1** is not a possible output. \square

Another output coding schema is analyzed in the following theorem. We proved that if phase coding is also used for output, then virtually nothing of interest is gained.

Theorem. *If both inputs and outputs are encoded by equal-energy opposite-phase beams, then the only two inputs/two outputs Boolean functions that can generate are $f(A, B) = A$, $f(A, B) = \sim A$, $f(A, B) = B$ and $f(A, B) = \sim B$.*

Proof. Assume that $-\alpha$ is used to encode 0 and α is used to encode 1 for inputs. Let f be an output function, $f(-\alpha, -\alpha) = \beta$ and $f(-\alpha, \alpha) = \gamma$. By the linearity, $f(\alpha, \alpha) = -\beta$. Since it is assumed that the output function is a Boolean function, there are just two possible values for all possible inputs: either $\gamma = \beta$ or $\gamma = -\beta$. If it is the former case, then $f(-\alpha, \alpha) = f(\alpha, \alpha)$ and $f(\alpha, -\alpha) = f(-\alpha, -\alpha)$. If the output β is interpreted by 0 and $-\gamma$ is interpreted by 1, then the corresponding Boolean function f is exactly the function $f(A, B) = B$. If the output β is interpreted by 1, then $f(A, B) = \sim B$. If $\gamma = -\beta$, then $f(-\alpha, \alpha) = f(-\alpha, -\alpha)$ and $f(\alpha, -\alpha) = f(\alpha, \alpha)$. If β is interpreted by 0, then $f(A, B) = A$; otherwise $f(A, B) = B$. This finishes the proof. \square

In addition, we can also prove that it is not possible to construct a Fredkin gate only by linear devices.

A Fredkin gate (Fredkin and Toffoli, 1982) is a reversible logic gate with three inputs and three outputs. It is very important because it is the first reversible logic function that can generate all Boolean logic functions. A Fredkin gate has three inputs a, b, c , and three outputs $a', b',$ and c' such that $c' = c$ and if $c = 0, a' = a, b' = b$; if $c = 1, a' = b$ and $b' = a$. It is natural to ask whether it is possible to construct a conservative interferometric Fredkin gate. Here, we prove that it is not possible under certain restrictions.

Theorem. *It is not possible to construct a linear optical Fredkin gate if equal-energy opposite phases are used to encode 0 and 1 for inputs and equal-energy opposite phases or energy after detection are used to encode 0 and 1.*

TABLE 6
INPUT/OUTPUT COMPLEX VALUES PRODUCED BY A SIMPLE
INTERFEROMETER

Input A	Input B	Output C	Output D
$-1/\sqrt{2}$	$-1/\sqrt{2}$	-1	0
$-1/\sqrt{2}$	$1/\sqrt{2}$	0	-i
$1/\sqrt{2}$	$-1/\sqrt{2}$	0	i
$1/\sqrt{2}$	$1/\sqrt{2}$	1	0

Proof. Assume such a linear optical gate can be constructed and input $-\alpha$ is interpreted as 0 and α is interpreted as 1.

If the outputs are encoded by equal-energy opposite phases, then consider inputs for $(-\alpha, \alpha, -\alpha)$ and $(\alpha, -\alpha, \alpha)$. These two inputs are opposite each other, so all three of their outputs have the same energy but with opposite phases by the linearity. Therefore, their outputs should have different values for all a' , b' , and c' . However, these two inputs should be interpreted as $(0, 1, 0)$ and $(1, 0, 1)$, respectively, and their outputs should be interpreted as $(0, 1, 0)$ and $(0, 1, 1)$, respectively, by the definition of Fredkin gate. Thus the output a' should be the same for both inputs, which is a contradiction.

Suppose the outputs are encoded by different energy levels. Then consider the inputs $(-\alpha, -\alpha, -\alpha)$ and (α, α, α) . By the linearity, all three of their outputs have the same energy but opposite phases. That means three outputs have the same value after detection. However, these two inputs are interpreted as $(0, 0, 0)$ and $(1, 1, 1)$ and their outputs are the same as their inputs, which are different. That is also a contradiction. This finishes the proof of the theorem. \square

Even though the possible logic gates constructed by linear devices are limited, outputs of interferometers can carry more information before detection.

TABLE 7
INPUTS ARRANGED IN GRAY CODE FASHION*

Input A	Input B	Output C	Output D
$-1/\sqrt{2}$	$-1/\sqrt{2}$	-1	0
$-1/\sqrt{2}$	$1/\sqrt{2}$	0	-i
$1/\sqrt{2}$	$1/\sqrt{2}$	1	0
$1/\sqrt{2}$	$-1/\sqrt{2}$	0	i

* This is Table 5 with the inputs arranged in Gray code fashion to illustrate some features of the transitions from one input to the next.

Consider the inputs of A $\pi/2$ phase shown in T. Obvious Boolean or code is an one entry to Figure 13 in the comp interferome path is a p

Input A	Input B
$-1/\sqrt{2}$	$-1/\sqrt{2}$
$-1/\sqrt{2}$	$1/\sqrt{2}$
$1/\sqrt{2}$	$1/\sqrt{2}$
$1/\sqrt{2}$	$-1/\sqrt{2}$

* The $\pi/2$ case




FIGURE 13. Nonzero outputs of the interferometer arranged in a Gray code.

Consider the simple construction described in Figure 12. Assume possible inputs of A and B are $1/\sqrt{2}$ or $-1/\sqrt{2}$. To make them interfere properly, a $\pi/2$ phase shift is needed in one arm. The resulting input/output pattern is shown in Table 6.

Obviously, this is reversible. Here, the input pairs are written in lexical Boolean order: (0, 0), (0, 1), (1, 0), and (1, 1). If a Gray code is used (a Gray code is an ordering of 2^n binary numbers such that only one bit changes from one entry to the next) for ordering, the results in Table 7 are obtained.

Figure 13 shows the nonzero outputs as they progress along the unit circle in the complex domain. The progression of nonzero outputs from a simple interferometric logic gate constitutes a Hamiltonian cycle. (A Hamiltonian path is a path that passes through every vertex of a graph exactly once.

TABLE 8
EFFECTS ACHIEVABLE BY PHASE SHIFT VALUES OTHER THAN $\pi/2$ *

Input A	Input B	$c = 0$		$c = \pi/2$		$c = \pi$		$c = 3\pi/2$	
		C	D	C	D	C	D	C	D
$-1/\sqrt{2}$	$-1/\sqrt{2}$	$(-1 - i)/2$	$(-1 - i)/2$	0	$-i$	$(-1 + i)/2$	$(1 - i)/2$	-1	0
$-1/\sqrt{2}$	$1/\sqrt{2}$	$(-1 + i)/2$	$(1 - i)/2$	-1	0	$(-1 - i)/2$	$(-1 - i)/2$	0	$-i$
$1/\sqrt{2}$	$-1/\sqrt{2}$	$(1 + i)/2$	$(1 + i)/2$	0	i	$(1 - i)/2$	$(-1 + i)/2$	1	0
$1/\sqrt{2}$	$1/\sqrt{2}$	$(1 - i)/2$	$(-1 + i)/2$	1	0	$(1 + i)/2$	$(1 + i)/2$	0	i

* The $\pi/2$ case is included for comparison. The table shows only some of the possible effects.




FIGURE 14. Outputs of a Mach-Zehnder interferometer with $c = 0$ ordered by a Gray code.

A Hamiltonian path that is also a loop is called a Hamilton [or Hamiltonian] cycle.)

However, if the phase shifter c changes the phase of input B by other values, then the following outputs before detection are obtained (Table 8).

The nonzero outputs for $c = 3\pi/2$ also constitute a Hamiltonian cycle but with the opposite direction. For $c = 0$ or $\pi/2$, four possible outputs ordered with a Gray code of input form a Hamiltonian cycle with a square shape as with the opposite direction. Figure 14 shows outputs C and D when $c = 0$.

V. TOWARD AN ALL-PASSIVE NOR GATE

In related designs, the relative phase between two laser beams at a beamsplitter is used to select the desired outputs. The calculations (see Figure 1) are based on the fact that the phase difference between the transmitted and reflected beams from a beamsplitter is $\pi/2$ (Traub, 1999) and that the change of phase between \vec{S} and \vec{P} polarized laser beams after reflection from a 45° mirror is π . We have verified this property experimentally. We assume that a polarizing beamsplitter introduces a phase shift of $\varphi + \pi/2$ when the \vec{S} component of the laser beam is reflected, and a phase shift of φ when the \vec{P} component of the laser beam is transmitted. φ is a phase dependent on the properties of the polarizing beamsplitter.

Figure 16 shows an all-passive XNOR or coincidence gate. The inputs are polarization dependent for fixed values of the phases of the inputs. The relative phase between inputs, as well as the angles of the half waveplates, are determined from the desired values of output 2. The logic state 0 is represented by the \vec{P} polarized input beam, while the logic state 1 is represented by the \vec{S} polarized input beam.

Input 1

FIGURE
Beamsplitter

Table
differen
 $\phi_2 - \phi_1$
 $-\pi/8$ a
and φ_0
intensity

When
beams c
on whic
beam is
When
differen




FIGURE 15. Optical layout; \vec{u}_1 and \vec{u}_2 are the inputs polarization vectors, respectively. BS, Beamsplitter; PBS, polarizing beamsplitter.

Table 9 shows the different polarizations and phases at output 2 for the different inputs. The phase difference between the two inputs chosen is $\Delta\phi = \phi_2 - \phi_1 = \pi/2$. The angles α and δ of the two half waveplates (Figure 15) are $-\pi/8$ and $\pi/8$, respectively, for the desired outputs. The intensity unit is 1, and φ_0 is a constant phase. Table 10 shows the values of the polarizations, intensity, and phase at output 1.

When the polarizations of the input beams are different, the two input beams combine at the polarizing beamsplitter (PBS) and follow the same path, on which they interfere at one of the two half-waveplates. The emerging laser beam is then split at the beamsplitter, retaining its polarization.

When the two input beams have identical polarization, each beam travels a different path, and they interfere as they enter the final beamsplitter. A change

TABLE 9
POLARIZATIONS AND INTENSITIES AT OUTPUT 2 FOR DIFFERENT INPUTS. NOTE THE XOR AT OUTPUT 2

Inputs and intensity (I)	Output intensity (I)	Output polarization
(0, 0), 1	1	1
(1, 1), 1	1	1
(0, 1), 1	1	0
(1, 0), 1	1	0

TABLE 10
THE LOGIC STATES AT OUTPUT 1

Inputs and intensity (I)	Output intensity (I)	Output polarization
(0, 0), 1	1	0
(1, 1), 1	1	0
(0, 1), 1	1	0
(1, 0), 1	1	0

of phase is necessary for the (0, 0) input to modify the output 1 to a NOR gate.

We are currently in the process of testing the XNOR gate and are also working toward building a totally passive NOR gate based on related principles. At the same time, we are working on structurally identical gates whose inputs and outputs are phase dependent rather than polarization dependent.

VI. THE MACH-ZEHNDER INTERFEROMETER AS AN OPTICALLY CONTROLLABLE DIGITAL LIGHT DEFLECTOR

The most powerful COLD approach we have found to date involves a digital light deflector (DLD). We can make it conservative, because we can build the DLD out of conservative operations such as the Mach-Zehnder interferometer.

Analog light deflectors suffer from several problems. First, accuracy problems are inherent in any analog system. Second, none of them are random access. Third, mechanical scanners are slow (except for spinning mirrors or prisms or holograms), whereas electro-optic deflectors are faster but do not achieve high numbers of resolvable spots. Acousto-optic deflectors have many advantages but they tend to be low efficiency and to consume a large amount of power. Those shortcomings spurred the invention of the DLD (Kulcke *et al.*, 1964; Soref and McMahon, 1965; Nelson, 1964).

A DLD is an N -stage system wherein the path taken by the light is the cumulative effect of binary path choices made in all stages. Figure 16 shows a one-stage DLD and Figure 18 shows a two-stage DLD.

Now suppose single-stage DLDs are cascaded as shown in Figure 17. In general, N stage gives 2^N possible output positions. The output positions can be accessed randomly. The critical time is the switching time for each stage.

A Mach-Zehnder interferometer can easily be modified to look like a single-stage DLD as suggested in Figure 18.

The following unique properties make this DLD so important:

FIGURE
the top when
single-stage

1. It is all is phas modula
2. Being
3. It is in the rev

Consider
output po
a reversed
stages pro
signals m
two-stage
systems (C
Caulfie
as a gen




FIGURE 16. Suppose the light comes out the bottom when the applied voltage is 0 (a) and out the top when it is V_0 (b). Then the value of V_{in} determines the position of the exiting light. This is a single-stage DLD and represented here by (c).

1. It is all optical switching—light switching light. If the input control beam is phase modulated at any frequency, the DLD will keep pace with that modulation. It does not limit signal bandwidth.
2. Being passive, it costs no energy.
3. It is information conservative and hence fully reversible. We make use of the reversibility next.

Consider a two-stage DLD to take a single beam into one of four possible output positions depending on two control phases. It could be followed by a reversed two-stage DLD that takes whatever output position the first two stages produces and sends it into a single-output position, so long as its control signals match the control signals of the two-stage DLD. We call this second two-stage system a digital light combiner, (DLC). Figure 19 shows these two systems (DLD and DLC) working together.

Caulfield (2002) has explored the use of such complex do-nothing machines as a general paradigm for invention. By placing a controllable operator




FIGURE 17. After two stages, there are four selectable output positions—one for every V_1 - V_2 pair.




FIGURE 18. The entire energy of the input beam goes either to the top or bottom output depending on the phase of one beam relative to the other. A mirror is used to direct both output beams in the same direction. This is easily recognized as a single-stage DLD.

somewhere between the input and output, they often can perform useful functions, as shown in Figure 20.

A mask selects the positions (control signal pair) that will be allowed to pass. Each of the 16 possible mask functions corresponds to a unique one of the 16 Boolean logic gates.

Now, suppose the mask is not (as assumed above) a binary transmit or absorb function but a transmit or reflect function. The transmitted light corresponds to one Boolean function, and the reflected light (viewable using a beamsplitter in the input beam) is the complementary function. XOR and COINC are complementary. AND and NAND are complementary, and so forth.

FIGURE
output beam
match.

FIGURE
Boolean func
logic device.

The morp
• A_1 : Inp
optics.
input as
be "giv




FIGURE 19. A DLD followed by a DLC is a very complex way of accomplishing nothing. The output beam is in the same place regardless of the controls on the DLD and DLC, so long as they match.




FIGURE 20. A DLD followed by a DLC with a mask between them embodies whichever Boolean function was used to design the mask. This is the basic concept of the DLD-based generalized logic device.

A. Morphology of the DLD-Based Logic Device

The morphologic axes are those of interest:

- A_1 : Input modality (Electronic, E; Optical, O, or Electronically modulated optics, EO)—In this case the arguments of the function being evaluated are input as phases of the “control beam” relative to the signal beam. These may be “given” in the sense that the signals being processed may arrive phase

modulated. Alternatively, they can be set locally using a phase modulator that is electronically controlled. Thus there are two versions: O and E.

- A₂: Operational principle (E; O; EO, Optical interaction with materials; Mechanical, M; Passive, P)—This is strictly optical—O.
- A₃: Control of functionality (None—fixed functions, F; E; or O)—A mask must be set electronically, so this is E.
- A₄: Output modality (E or O)—The output is purely optical—O.
- A₅: Input/output encoding (Same, S, or different, D)—Unfortunately, the input and output encryption are different—D.

Thus we have (O, O, E, O, D) and (E, O, E, O, D) versions.

B. Integration of DLD Logic Onto a Silicon Chip

Silicon optics is increasing dramatically in terms of investment of government and private funds. For COLD, it raises the exciting possibility of optical logic devices that, compared with their bulk optical counterparts, have numerous potential advantages including the following:

- Small size (this applies laterally, where dimensions are several millimeters and vertically, where they are several microns). Small size also gives very low latency.
- Low operation voltages (volts, not kilovolts)
- Low cost (in production)
- Easy, fast operations (built-in electronics on the same chip, low voltages, etc.)
- No misalignment (they are built aligned and stay that way)
- Ruggedness. Neither integrated optics nor integrated electronics chips are likely to be injured by dropping or other mishandling that would surely destroy a bulk optical system.

All that is needed is an interferometer of some sort, and they abound. For example, Mach-Zehnder interferometers have been made in silicon, and Caulfield *et al.* (2005) suggest using one of the designs—resonant microring structures—for DLD logic. Figure 21 is a sketch of an integrated optical Mach-Zehnder interferometer drawn to resemble its bulk optical counterpart for reader convenience. It has two input and two output waveguides and a phase controller for electronic control.

The mask functions can be implemented by another such interferometer for each output. The unwanted light is removed from the beam by interferometry. Alternatively, and perhaps more simply, the light can be coupled into an adjacent waveguide by inducing the appropriate phase change along the coupling region.

FIGURE
beam combin
shown, all of
single-stage l

These new
For instan
tion multi
reprogram
new appro
Computer
are difficu
Our work
easy to ac
hybrid (el
Crudely
This is a
programm
terconnec
1995) son
system. A
system. It
as a PLA
of one to
functions
can gener
easy to O
them all t
and thresh

1. COLD
tions a




FIGURE 21. Construction of an integrated Mach-Zehnder interferometer (actually, just the beam combining beamsplitter section) is straightforward. By adjusting the phase with the modulator shown, all of the light from both input beams can go into either of the output beams. This is also a single-stage DLD.

VII. MULTIPLE COLD CHIPS

These new chips have new capabilities whose value cannot be estimated now. For instance, all current very high-speed parallel processes use single instruction multiple data (SIMD) systems, because there is no convenient rapidly reprogrammable general optical gate. The creation of those gates allows new approaches such as multiple instruction multiple data (MIMD) systems. Computer science has paid little attention to MIMD systems, because they are difficult to understand and not readily achievable in simple fast systems. Our work will change at least the second condition. Suitable devices will be easy to acquire. We imagine the FPGA controlling the gate functionality of a hybrid (electrooptic) MIMD system.

Crudely, the hybrid chip that is our ultimate goal would resemble Figure 22. This is a very flexible system. It goes beyond FPGAs and PLAs that have programmable interconnections to gates with programmable functionality interconnected in programmable fashion. Extending the Flynn notation (Flynn, 1995) somewhat, we can call this a flexible instruction/multiple data (FIMD) system. As yet, there is no general way to use the full power of a FIMD system. It is, however, readily reprogrammable into an SIMD system such as a PLA. The COLD gates perform AND functions. Connecting the output of one to the input of another produces an output that is the AND of both functions on their variables. Multiple strings of such COLD AND systems can generate multiple minterms of a logic gate with numerous variables. It is easy to OR the optical outputs of the various minterms simply by bringing them all together (e.g., with an integrated optics lens) onto a single detector and thresholding the detected signal.

VIII. ADVANTAGES ACHIEVED BY COLD

1. COLD does not limit the system bandwidth. It can perform logic operations at any bandwidth at which the input optics can be modulated.




FIGURE 22. A Field generalized optical logic element (GOLE) array with an FPGA providing flexible interconnections for the flexible GOLEs.

2. COLD costs no energy. Optical signals at high bandwidth are to be processed. Because they have no intrinsic speed limit, a conventional Boolean logic device switching at the minimum energy of $\delta E = kT \ln 2$ must take a time of at least $\delta \geq \hbar/(kT \ln 2) \approx 0.366$ milliseconds according to the uncertainty principle. To go faster, more energy must be expended. Remember that current electronic devices spend around $10^{10}kT$ per binary operation, so they can achieve their high speed. However, going to a conservative logic gate that is fully passive drives both δE and δt to zero simultaneously.
3. COLD can be reprogrammed, making them the most flexible logic gates ever.
4. COLD can be integrated onto silicon and operated with silicon voltages to help solve the looming problem with ultra high speed electronics noted earlier.
5. Multiple COLDs on a chip constitute a FIMD system of enormous but largely unexplored flexibility and computational power.

IX. CONCLUSIONS

This chapter has been only a preliminary analysis of a totally new approach to optical logic that seems to hold great promise. We have done a great deal of work not reported here on applications, on fuzzifying the logic, and on finding

non-Book
to provide

Sponsor
HQ00060

We have
excludes
as head
The sele
referenc
portant
logic wa
the artic
gate in
in the re
but it re
since 20

2000

Andreo
perfo
1572
Bintjas
los, I
(200
12. 8
Blair, S
39, 6
Cardak
berg
rout
for c

non-Boolean logics more amenable to COLD. The objective of this chapter is to provide a simple but complete introduction to COLD.

ACKNOWLEDGMENT

Sponsored by the United States Missile Defense Agency under contract No. HQ000604C0010.


APPENDIX A

Recent Selected Bibliography on Optical Logic

We have compiled about 850 journal titles in optical logic. The selection excludes quantum, molecular, and fuzzy logic. However, if an area, such as header recognition includes an optical logic gate, the article is included. The selection method started with covering all relevant journals. Later cross-referencing and Internet-based search engines directed us to additional important articles in less popular journals. Since subject index search in optical logic was not found reliable, we manually searched through all the titles of the articles for selections. Some articles provided no clue of optical logic or gate in the title, key words, or abstract but they were full of logic and gates in the remainder of the manuscript. The collection is still revised and updated but it represents the subject matter very well now. This appendix lists articles since 2000.

2000

- Andreoni, A., Bondani, M., Potenza, M.A.C. (2000). Combinational tasks performed by second-harmonic-generated holograms. *Opt. Lett.* **25**, 1570–1572.
- Binjtjas, C., Kalyvas, M., Theophilopoulos, G., Stathopoulos, T., Avramopoulos, H., Occhi, L., Schares, L., Guekos, G., Hansmann, S., Dall'Ara, R. (2000). 20 Gb/s all-optical XOR with UNI gate. *IEEE Photonics Tech. Lett.* **12**, 834–836.
- Blair, S., Wagner, K. (2000). Cascadable spatial-soliton logic gates. *Appl. Opt.* **39**, 6006–6018.
- Cardakli, M.C., Lee, S., Willner, A.E., Grubsky, V., Starodubov, D., Feinberg, J. (2000). Reconfigurable optical packet header recognition and routing using time-to-wavelength mapping and tunable fiber Bragg gratings for correlation decoding. *IEEE Photonics Tech. Lett.* **12**, 552–554.



GA providing

are to be
ventional
= $kT \ln 2$
illiseconds
y must be
nd $10^{10}kT$
ever, going
and δt to

logic gates

n voltages
ics noted

rmous but

pproach to
eat deal of
on finding

- Chang, W.-C., Lee, Y.-H., Fang, J.-D., Hsuan, M.-Y., Chang, L.-Y. (2000). Design of the smart optoelectronic NOT gate based on directional couplers. *Microwave and Optical Tech. Lett.* **24**, 271–275.
- Collecutt, G.R., Drummond, P.D. (2000). Digital response with femtosecond resolution in an optical AND gate. *Opt. Commun.* **184**, 237–243.
- Fjelde, T., Wolfson, D., Kloch, A., Dagens, B., Coquelin, A., Guillemont, I., Gaborit, F., Poingt, F., Renaud, M. (2000). Demonstration of 20 Gbit/s all-optical logic XOR in integrated SOA-based interferometric wavelength converter. *Electronics Lett.* **36**, 1863–1864.
- Fjelde, T., Wolfson, D., Kloch, A., Janz, C., Coquelin, A., Guillemont, I., Gaborit, F., Poingt, F., Dagens, B., Renaud, M. (2000). 10 Gbit/s all-optical logic OR in monolithically integrated interferometric wavelength converter. *Electronics Lett.* **36**, 813–815.
- González-Marcos, A., and Martín-Pereda, J.A. (2000). Analysis of irregular behaviour on an optical computing logic cell. *Opt. Laser Technol.* **32**, 457–466.
- Gudmundsson, K.S., Awwal, A.H.S. (2000). Computer modeling of optical shadow-casting processor. *Opt. Laser Technol.* **32**, 443–456.
- Hill, M.T. (2000). All-optical flip-flop based on coupled laser diodes. *Microwave and Optical Tech. Lett.* **25**, 157–159.
- Lee, H.J., Park, C.-S. (2000). Novel all-optical edge detector for the clock component extraction of NRZ signal using an SOA-loop-mirror. *Opt. Commun.* **181**, 323–326.
- Lou, J.W., Liang, Y., Boyraz, O., Islam, M.N. (2000). All-optical 100-Gbit/s word packet time-division-multiplexed access node in a looped-back configuration: Enabling technologies for sequential add-drop functionality. *Appl. Opt.* **39**, 5280–5294.
- Lowans, B.S., Lewis, M.F. (2000). Hybrid correlator employing a chirp-encoded binary phase-only filter. *Opt. Lett.* **25**, 1195–1197.
- Maeda, Y. (2000). All-optical inverted operational amplifier derived from negative nonlinear feedback systems. *Electronics Lett.* **36**, 1138–1139.
- Maywar, D.N., Agrawal, G.P., Nakano, Y. (2000). Robust optical control of an optical-amplifier-based flip-flop. *Opt. Exp.* **6**, 75–80.
- McAulay, A. (2000). Optical arithmetic unit using bit-WDM. *Opt. Laser Technol.* **32**, 421–427.
- Poustie, A.J., Blow, K.J. (2000). Demonstration of an all-optical Fredkin gate. *Opt. Commun.* **174**, 317–320.
- Poustie, A., Manning, R.J., Kelly, A.E., Blow, K.J. (2000). All-optical binary counter. *Opt. Exp.* **6**, 69–74.
- Stubkjaer, K.E. (2000). Semiconductor optical amplifier-based all-optical gates for high-speed optical processing. *IEEE J. Selected Topics in Quantum Electronics* **6**, 1428–1435.

Symul. 4
travel
Szyman
Field-
721–7
Unnikris
optica
Comm
Wang, Y
with c
Zhang, 7
B., Bi
Eng. 3

2001
Ahmed,
using
Andreor
(2001
eratio
Rev. 5
Awad, E
ing no
Tech.
Bhardw
prope
Instit
Brzozov
hardl
Fitz, J.L
invert
Fjelde,
I., Gá
label-
wave
Gonzál
influe
Harsoy
pling
Physi
Hedekv
all-op

- Symul, T., Bencheikh, K., Lovering, D., Levenson, J.A. (2000). All-optical traveling wave modulation inverter. *Electronics Lett.* **36**, 1406–1408.
- Szymanski, T.H., Saint-Laurent, M., Tyan, V., Au, A., Supmonchai, B. (2000). Field-programmable logic devices with optical input–output. *Appl. Opt.* **39**, 721–732.
- Unnikrishnan, G., Pohit, M., Singh, K. (2000). A polarization encoded optical encryption system using ferroelectric spatial light modulator. *Opt. Commun.* **185**, 25–31.
- Wang, Y., Wang, Z.-H., Bialkowski, M.E. (2000). All-optical logic devices with cascaded nonlinear couplers. *Appl. Opt.* **39**, 4143–4152.
- Zhang, T., Zhang, C., Fu, G., Li, Y., Gu, L., Zhang, G., Song, Q.W., Parsons, B., Birge, R.R. (2000). All-optical logic gates using bacteriorhodopsin. *Opt. Eng.* **39**, 527–534.

2001

- Ahmed, F., Nunes, L.R., Kishi, N. (2001). All-fiber optical signal inversion using stimulated Raman scattering. *Optical Review* **8**, 348–350.
- Andreoni, A., Bondani, M., Potenza, M.A.C., Denisjuk, Y.N., Puddu, E. (2001). Boolean algebra operations performed on optical bits by the generation of holographic fields through second-order nonlinear interactions. *Rev. Sci. Instrum.* **72**, 2525–2531.
- Awad, E.S., Cho, P., Goldhar, J. (2001). High-speed all-optical AND gate using nonlinear transmission of electroabsorption modulator. *IEEE Photonics Tech. Lett.* **13**, 472–474.
- Bhardwaj, A.I.S. (2001). All-optical logic circuits based on the polarization properties of non-degenerate four-wave mixing. Ph.D. Thesis, California Institute of Technology, Pasadena, California.
- Brzozowski, L., Sargent, E.H. (2001). All-optical analog-to-digital converters, hardlimiters, and logic gates. *J. Lightwave Technol.* **19**, 114–119.
- Fitz, J.L., Beard, W.T., Horst, S.C., Smith, S.D. (2001). Integrated photonic inverter with gain. *IEEE Photonics Tech. Lett.* **13**, 478–480.
- Fjelde, T., Kloch, A., Wolfson, D., Dagens, B., Coquelin, A., Guillemot, I., Gaborit, F., Poingt, F., Renaud, M. (2001). Novel scheme for simple label-swapping employing XOR logic in an integrated interferometric wavelength converter. *IEEE Photonics Tech. Lett.* **13**, 750–752.
- González-Marcos, A., Martín-Pereda, J.A. (2001). Method to analyze the influence of hysteresis in optical arithmetic units. *Opt. Eng.* **40**, 2371–2385.
- Harsoyono, H., Siregar, R.E., Tjia, M.O. (2001). A study of nonlinear coupling between two identical planar waveguides. *J. Nonlinear Optical Physics & Materials* **10**, 233–247.
- Hedekvist, P.O., Bhardwaj, A., Vahala, K., Andersson, H. (2001). Advanced all-optical logic gates on a spectral bus. *Appl. Opt.* **40**, 1761–1766.

- Hill, M.T., de Waardt, H., Khoe, G.D., Dorren, H.J.S. (2001). All-optical flip-flop based on laser diodes. *IEEE J. Quantum Electronics* **37**, 405–413.
- Hill, M.T., de Waardt, H., Khoe, G.D., Dorren, H.J.S. (2001). Fast optical flip-flop by use of Mach-Zehnder interferometers. *Microwave and Optical Tech. Lett.* **31**, 411–415.
- Li, G., Qian, F. (2001). Code conversion from signed-digit to complement representation based on look-ahead optical logic operations. *Opt. Eng.* **40**, 2446–2451.
- Neitzert, H.C. (2001). A Wannier-Stark waveguide electroabsorption modulator as a low-power switch and its application as NAND, NOR or EXOR all-optical logic gates. *J. Opt. A: Pure Appl. Opt.* **3**, 218–221.
- Pramono, Y.H., Endarko (2001). Nonlinear waveguides for optical logic and computation. *J. Nonlinear Optical Physics & Materials* **10**, 209–222.
- Qian, F., Li, G., Alam, M.S. (2001). Optoelectronic quotient-selected modified signed-digit division. *Opt. Eng.* **40**, 275–282.
- Vera-Marquina, A., Torres-Jacome, A., Renero-Carrillo, F.-J. (2001). Optical NOR gate based on silicon technology. *Opt. Eng.* **40**, 2261–2264.
- Wu, Y.-D., Chen, M.-H., Chu, C.H. (2001). All-optical logic device using bent nonlinear tapered Y-junction waveguide structure. *Fiber and Integrated Optics* **20**, 517–524.

2002

- Chen, H., Zhu, G., Wang, Q., Jaques, J., Leuthold, J., Piccirilli, A.H., Dutta, N. (2002). All-optical logic XOR using differential scheme and Mach-Zehnder interferometer. *Electronics Lett.* **38**, 1271–1273.
- Datta, A.K., Munshi, S. (2002). Signed-negabinary-arithmetic-based optical computing by use of a single liquid-crystal-display panel. *Appl. Opt.* **41**, 1556–1564.
- Fyath, R.S., Alsaffar, A.A.W., Alam, M.S. (2002). Optical binary logic gate-based modified signed-digit arithmetic. *Opt. Laser Technol.* **34**, 501–508.
- Fyath, R.S., Alsaffar, A.A.W., Alam, M.S. (2002). Optical two-step modified signed-digit addition based on binary logic gates. *Opt. Commun.* **208**, 263–273.
- Hamié, A., Sharaiha, A., Guégan, M., Pucel, B. (2002). All-optical logic NOR gate using two-cascaded semiconductor optical amplifiers. *IEEE Photonics Tech. Lett.* **14**, 1439–1441.
- Hamilton, S.A., Robinson, B.S. (2002). 40-Gb/s all-optical packet synchronization and address comparison for OTDM networks. *IEEE Photonics Tech. Lett.* **14**, 209–211.
- Juchem, T., Sanio, M., Hampp, N. (2002). Bacteriorhodopsin modules for data processing with incoherent light. *Opt. Lett.* **27**, 1607–1609.

Kang, B.
J.S., K
probe
modul
Kim, J.H.
optica
input
Kurian, A.
(2002)
Laser
Lee, S.,
exclus
Phys.
Liu, Y.,
(2002)
switch
Pecciant
optica
Appl.
Roy, S.,
bacter
Schmid
tosec
Soto, H.
G. (2
modul
Lett.
Srinivas
Physi
Srinivas
Afric
Series
Van, V.
(2002)
reson
Wen, Y.
of op
ortho
70.
Yabu, T.
logic
Elect

- Kang, B.-K., Kim, J.M., Byun, Y.T., Lee, S., Jhon, Y.M., Woo, D.H., Yang, J.S., Kim, S.H., Park, Y.H., Yu, B.G. (2002). All-optical AND gate using probe and pump signals as the multiple binary points in cross phase modulation. *Jpn. J. Appl. Phys.* **41**, L568–L570.
- Kim, J.H., John, Y.M., Byun, Y.T., Lee, S., Woo, D.H., Kim, S.H. (2002). All-optical XOR gate using semiconductor optical amplifiers without additional input beam. *IEEE Photonics Tech. Lett.* **14**, 1436–1438.
- Kurian, A., Unnikrishnan, K.P., Lee, T., Nampoore, V.P.N., Vallabhan, C.P.G. (2002). Realization of optical logic gates using the thermal lens effect. *Laser Chemistry* **20**, 81–87.
- Lee, S., Park, J., Lee, K., Eom, D., Lee, S., Kim, J.M. (2002). All-optical exclusive NOR logic gate using Mach-Zehnder interferometer. *Jpn. J. Appl. Phys.* **41**, L1155–L1157.
- Liu, Y., Hill, M.T., de Waardt, H., Khoe, G.D., Lenstra, D., Dorren, J.H.S. (2002). All-optical flip-flop memory based on two coupled polarization switches. *Electronics Lett.* **38**, 904–906.
- Peccianti, M., Conti, C., Assanto, G., Luca, A.D., Umetsu, C. (2002). All-optical switching and logic gating with spatial solitons in liquid crystals. *Appl. Phys. Lett.* **81**, 3335–3337.
- Roy, S., Singh, C.P., Reddy, K.P.J. (2002). Analysis of all-optical switching in bacteriorhodopsin. *Current Science* **83**, 623–627.
- Schmid, B.P., Schneider, Th., Reif, J. (2002). Optical processing on a femtosecond time scale. *Opt. Commun.* **207**, 155–160.
- Soto, H., Díaz, C.A., Topomondzo, J., Erasme, D., Schares, L., Guckos, G. (2002). All-optical AND gate implementation using cross-polarization modulation in a semiconductor optical amplifier. *IEEE Photonics Tech. Lett.* **14**, 498–500.
- Srinivasulu, A. (2002). Modified optical OR and AND gates. *Semiconductor Physics, Quantum Electronics & Optoelectronics (Ukraine)* **5**, 428–430.
- Srinivasulu, A., Kebede, K.B., Kottayi, S. (2002). Optical co-incidence gate. *African Journal of Science and Technology—Science and Engineering Series* **3**, 114–117.
- Van, V., Ibrahim, T.A., Absil, P.P., Johnson, P.G., Grover, R., Ho, P.-T. (2002). Optical signal processing using nonlinear semiconductor microring resonators. *IEEE J. Selected Topics in Quantum Electronics* **8**, 705–713.
- Wen, Y.G., Zhang, Y., Chen, L.K. (2002). On architecture and limitation of optical multiprotocol label switching (MPLS) networks using optical-orthogonal-code (OOC)/wavelength label. *Optical Fiber Technology* **8**, 43–70.
- Yabu, T., Geshiro, M., Kitamura, T., Nishida, K., Sawa, S. (2002). All-optical logic gates containing a two-mode nonlinear waveguide. *IEEE J. Quantum Electronics* **38**, 37–46.

Yabu, T., Nishida, K., Geshiro, M., Sawa, S. (2002). All-optical logic elements containing nonlinear material. *Electronics and Communications in Japan, Part 2* **85**, 1–12.

2003

- Chan, L.Y., Qureshi, K.K., Wai, P.K.A., Moses, B., Lui, L.F.K., Tam, H.Y., Demokan, M.S. (2003). All-optical bit-error monitoring system using cascaded inverted wavelength converter and optical NOR gate. *IEEE Photonics Tech. Lett.* **15**, 593–595.
- Dorren, H.J.S., Lenstra, D., Liu, Y., Hill, M.T., Khoe, G.-D. (2003). Nonlinear polarization in semiconductor optical amplifiers: Theory and application to all-optical flip-flop memories. *IEEE J. Quantum Electronics* **39**, 141–148.
- Hamie, A., Sharaiha, A., Guegan, M. (2003). Demonstration of an all-optical logic OR gate using gain saturation in an SOA. *Microwave and Opt. Tech. Lett.* **39**, 39–42.
- Houbavlis, T., Zoiros, K.E. (2003). Ultrafast all-optical exclusive OR operation with semiconductor optical amplifier-assisted fiber Sagnac switch. *Opt. Eng.* **42**, 2481–2482.
- Houbavlis, T., Zoiros, K.E. (2003). Ultrafast pattern-operated all-optical Boolean XOR with semiconductor optical amplifier-assisted Sagnac switch. *Opt. Eng.* **42**, 3415–3416.
- Houbavlis, T., Zoiros, K.E. (2003). SOA-assisted Sagnac switch and investigation of its roadmap from 10 to 40 GHz. *Optical and Quantum Electronics* **35**, 1175–1203.
- Ibrahim, T.A., Grover, R., Kuo, L.-C., Kanakaraju, S., Calhoun, L.C., Ho, P.-T. (2003). All-optical AND/NAND logic gates using semiconductor microresonators. *IEEE Photonics Tech. Lett.* **15**, 1422–1424.
- Kalyvas, M. (2003). 40 Gb/s all-optical write/store memory using a single semiconductor optical amplifier-based logic gate. *Opt. Eng.* **42**, 3073–3074.
- Kim, J.H., Byun, Y.T., Jhon, Y.M., Lee, S., Woo, D.H., Kim, S.H. (2003). All-optical half adder using semiconductor optical amplifier based devices. *Opt. Commun.* **218**, 345–349.
- Lee, T.-H., Dickson, R.M. (2003). Discrete two-terminal single nanocluster quantum optoelectronic logic operations at room temperature. *PNAS* **100**, 3043–3046.
- Li, Y., Sun, Q., Tian, J., Zhang, G. (2003). Optical Boolean logic based on degenerate multi-wave mixing in bR film. *Optical Materials* **23**, 285–288.
- Mateo, E.F., Liñares, J. (2003). All-optical integrated logic gates based on intensity-dependent transverse modal coupling. *Optical and Quantum Electronics* **35**, 1221–1244.

Matsui, J.
operatio
Chem. I
Nishimura
logical
optical
Nitta, K.
Optical
Shcherbak
light ba
J. Opt. a
Singh, C.E.
Current
Singh, C.E.
on M s
Commun
Soto, H., T
gates w
modula
247.
Srinivasul
Optoele
Vlachos, F
(2003).
signal p
Webb, R.E.
all-optic
ometer.
Wen, P., S
AND ga
Whang, A
gates v
351.
Zhang, M.
all-optic
Commun

2004
Aulay, A.
amplifie
Eng. 43

- Matsui, J., Mitsuishi, M., Aoki, A., Miyashita, T. (2003). Optical logic operation based on polymer Langmuir-Blodgett-Film assembly. *Angew. Chem. Int. Ed.* **42**, 2272–2275.
- Nishimura, N., Awatsuji, Y., Kubota, T. (2003). Analysis and evaluations of logical instructions called in parallel digital optical operations based on optical array logic. *Appl. Opt.* **42**, 2532–2545.
- Nitta, K., Tanida, J. (2003). Gene network inference using optical array logic. *Optical Review* **10**, 82–88.
- Shcherbakov, A.S., Lopez, A.A. (2003). Binary encoded modulation of light based on collinear three-wave acousto-optical weakly coupled states. *J. Opt. A: Pure and Applied Optics* **5**, 471–477.
- Singh, C.P., Roy, S. (2003). All-optical logic gates with bacteriorhodopsin. *Current Appl. Phys.* **3**, 163–169.
- Singh, C.P., Roy, S. (2003). All-optical switching in bacteriorhodopsin based on M state dynamics and its application to photonic logic gates. *Opt. Commun.* **208**, 55–66.
- Soto, H., Topomondzo, J.D., Erasme, D., Castro, M. (2003). All-optical NOR gates with two and three input logic signals based on cross-polarization modulation in a semiconductor optical amplifier. *Opt. Commun.* **218**, 243–247.
- Srinivasulu, A., Kottayi, S. (2003). Optical Ex-OR gate. *J. Microwaves and Optoelectronics* **3**, 20–25.
- Vlachos, K., Pleros, N., Bintjas, C., Theophilopoulos, G., Avramopoulos, H. (2003). Ultrafast time-domain technology and its application in all-optical signal processing. *J. Lightwave Tech.* **21**, 1857–1868.
- Webb, R.P., Manning, R.J., Maxwell, G.D., Poustie, A.J. (2003). 40 Gbit/s all-optical XOR gate based on hybrid-integrated Mach-Zehnder interferometer. *Electronics Lett.* **39**, 79–81.
- Wen, P., Sanchez, M., Gross, M., Esner, S. (2003). Vertical-cavity optical AND gate. *Opt. Commun.* **219**, 383–387.
- Whang, A.J., Chao, S.-M. (2003). Multimode interference all-optical logic gates via partially nonlinear propagation region. *Optical Review* **5**, 346–351.
- Zhang, M., Zhao, Y., Wang, L., Wang, J., Ye, P. (2003). Design and analysis of all-optical XOR gate using SOA-based Mach-Zehnder interferometer. *Opt. Commun.* **223**, 301–308.

2004

- Aulay, A.D. (2004). Novel all-optical flip-flop using semiconductor optical amplifiers in innovative frequency-shifting inverse-threshold pairs. *Opt. Eng.* **43**, 1115–1120.

- Bayvel, P., Dueser, M., Midwinter, J.E. (2004). Switching to light: All-optical data handling. In: *Foresight Exploiting the Electromagnetic Spectrum State of the Science Review*, London, U.K., pp. 1–59. <http://www.foresight.gov.uk>
- Calabretta, N., de Waardt, H., Khoe, G.D., Dorren, H.J.S. (2004). Ultrafast asynchronous multioutput all-optical header processor. *IEEE Photonics Tech. Lett.* **16**, 1182–1184.
- Calabretta, N., Liu, Y., Huijskens, F.M., Hill, M.T., de Waardt, H., Khoe, G.D., Dorren, H.J.S. (2004). Optical signal processing based on self-induced polarization rotation in a semiconductor optical amplifier. *J. Lightwave Tech.* **22**, 372–383.
- Caulfield, H.J., Westphal, J. (2004). The logic of optics and the optics of logic. *Information Sciences* **162**, 21–33.
- Chan, K., Chan, C.-K., Chen, L.K., Tong, F. (2004). Demonstration of 20-Gb/s all-optical XOR gate by four-wave mixing in semiconductor optical amplifier with RZ-DPSK modulated inputs. *IEEE Photonics Tech. Lett.* **16**, 897–899.
- Chang, Y.-C., Lin, Y.-H., Chen, J.H., Lin, G.-R. (2004). All-optical NRZ-to-PRZ transformer with an injection-locked Fabry–Perot laser diode at unlasing condition. *Opt. Exp.* **12**, 4449–4456.
- Cheng, C.-J., Chen, M.-L. (2004). Polarization encoding for optical encryption using twisted nematic liquid crystal spatial light modulators. *Opt. Commun.* **237**, 45–52.
- Chowdhury, K.R., Mukhopadhyay, S. (2004). An all-optical binary comparator using non-linear material. *J. Opt. (India)* **33**, 81–85.
- Choudhury, K.R., Mukhopadhyay, S. (2004). Binary optical arithmetic operation scheme with tree architecture by proper accommodation of optical nonlinear materials. *Opt. Eng.* **43**, 132–136.
- Clavero, R., Martínez, J.M., Ramos, F., Martí, J. (2004). All-optical packet routing scheme for optical label-swapping networks. *Opt. Exp.* **12**, 4326–4332.
- Cowan, A.R., Rieger, G.W., Young, J.F. (2004). Nonlinear transmission of 1.5 μm pulses through single-mode silicon-on-insulator waveguide structures. *Opt. Exp.* **12**, 1611–1621.
- Das, A.K., Mukhopadhyay, S. (2004). General approach of spatial input encoding for multiplexing and demultiplexing. *Opt. Eng.* **43**, 126–131.
- Dong, H., Wang, Q., Zhu, G., Jaques, J., Piccirilli, A.B., Dutta, N.K. (2004). Demonstration of all-optical logic OR gate using semiconductor optical amplifier-delayed interferometer. *Opt. Commun.* **242**, 479–485.
- Dorren, H.J.S., Yang, X., Mishra, A.K., Li, Z., Ju, H., de Waardt, H., Khoe, G.-D., Simoyama, T., Ishikawa, H., Kawashima, H., Hasama, T. (2004). All-optical logic based on ultrafast gain and index dynamics in a semicon-

ductor o
10, 1079
 Fujiwara, I
 error cor
 38–48.
 Houbavlis,
 mentatio
 optical-a
 1340.
 Houbavlis,
 analysis
 optical a
 179–199
 Huang, Y.,
 in bacter
 895–906
 Ibrahim, T.
 Photonic
Opt. Lett.
 Kalyvas, M.
 Control
Photonics
 Kang, I., D
 Gbit/s p
 optical a
 Kim, S.-J.,
 detection
 address
 Kim, Y.-I.,
 Broad-ba
 SOA/DF
 Naruse, M.
 M., Kub
 dimensio
 Mc Martin
 process
 Nishimura,
 ment of
 effective
 based on
 1027–10

- ductor optical amplifier. *IEEE J. Selected Topics in Quantum Electronics* **10**, 1079–1092.
- Fujiwara, E., Namba, K., Kitakami, M. (2004). Parallel decoding for burst error control codes. *Electronics and Communications in Japan—Part 3* **87**, 38–48.
- Houbavlis, T., Zoiros, K.E., Kanellos, G. (2004). Design rules for implementation of 10-Gb/s all-optical Boolean XOR gate using semiconductor optical-amplifier-based Mach-Zehnder interferometer. *Opt. Eng.* **43**, 1334–1340.
- Houbavlis, T., Zoiros, K.E., Kanellos, G., Tsekrekos, C. (2004). Performance analysis of ultrafast all-optical Boolean XOR gate using semiconductor optical amplifier-based Mach-Zehnder interferometer. *Opt. Commun.* **232**, 179–199.
- Huang, Y., Wu, S.-T., Zhao, Y. (2004). All-optical switching characteristics in bacteriorhodopsin and its applications in integrated optics. *Opt. Exp.* **12**, 895–906.
- Ibrahim, T.A., Amarnath, K., Kuo, L.C., Grover, R., Van, V., Ho, P.-T. (2004). Photonic logic NOR gate based on two symmetric microring resonators. *Opt. Lett.* **29**, 2779–2781.
- Kalyvas, M., Yiannopoulos, K., Houbavlis, T., Avramopoulos, H. (2004). Control signal generation from flag pulses to drive all-optical gates. *IEEE Photonics Tech. Lett.* **16**, 1122–1124.
- Kang, I., Dorrer, C., Leuthold, J. (2004). All-optical XOR operation of 40 Gbit/s phase-shift-keyed data using four-wave mixing in semiconductor optical amplifier. *Electronics Lett.* **40**, 496–498.
- Kim, S.-J., Kim, T.-Y., Park, C.S., Park, C.-S. (2004). All-optical differential detection for suppressing multiple-access interference in coherent time-addressed optical CDMA systems. *Opt. Exp.* **12**, 1848–1856.
- Kim, Y.-I., Kim, J.H., Lee, S., Woo, D.H., Kim, S.H., Yoon, T.-H. (2004). Broad-band all-optical flip-flop based on optical bistability in an integrated SOA/DFB-SOA. *IEEE Photonics Tech. Lett.* **16**, 398–400.
- Naruse, M., Mitsu, H., Furuki, M., Iwasa, I., Sato, Y., Tatsuura, S., Tian, M., Kubota, F. (2004). Terabit all-optical logic based on ultrafast two-dimensional transmission gating. *Opt. Lett.* **29**, 608–610.
- Mc Martinez, J.M., Ramos, F., Marti, J. (2004). All-optical packet header processor based on cascaded SOA-MZIs. *Electronics Lett.* **40**, 894–895.
- Nishimura, N., Awatsuji, Y., Kubota, T. (2004). Two-dimensional arrangement of spatial patterns representing numerical data in input images for effective use of hardware resources in digital optical computing system based on optical array logic. *J. Parallel and Distributed Computing* **64**, 1027–1040.

- Pahari, N., Das, D.N., Mukhopadhyay, S. (2004). All-optical method for the addition of binary data by nonlinear materials. *Appl. Opt.* **43**, 6147–6150.
- Puddu, E., Allevi, A., Andreoni, A., Bondani, M. (2004). All-optical logic operations by means of two interlinked $\chi^{(2)}$ interactions in a single crystal. *J. Opt. Soc. Am. B* **21**, 1839–1847.
- Randel, S., de Melo, A.M., Petermann, K., Marembert, V., Schubert, C. (2004). Novel scheme for ultrafast all-optical XOR operation. *J. Lightwave Tech.* **22** (2004), 2808–2815.
- Roychowdhury, S., Jaiswal, V.K., Singh, R.P. (2004). Implementing controlled NOT gate with optical vortex. *Opt. Commun.* **236**, 419–424.
- Sangu, S., Kobayashi, K., Shojiguchi, A., Ohtsu, M. (2004). Logic and functional operations using near-field optically coupled quantum-dot system. *Phys. Rev. B* **69**, 115334-1-3.
- Sharma, P., Roy, S. (2004). All-optical bimolecular parallel logic gates with bacteriorhodopsin. *IEEE Trans. Nanobioscience* **3**, 129–136.
- Sharma, P., Roy, S. (2004). All-optical light modulation in pharaonis phoborhodopsin and its application to parallel logic gates. *J. Appl. Phys.* **96**, 1687–1695.
- Shcherbakov, A.S., Rodriguez, E.T., Lopez, A.A. (2004). Theoretical study of implementing all-optical digital logic based on three-order diffraction of light by coherent acoustic phonons in single crystals. *Opt. Eng.* **43**, 2623–2630.
- Singh, C.P., Roy, S. (2004). Dynamics of all-optical switching in C₆₀ and its application to optical logic gates. *Opt. Eng.* **43**, 426–431.
- Soto, H., Álvarez, E., Díaz, C.A., Topomondzo, J., Erasme, D., Schares, L., Occhi, L., Guekos, G., Castro, M. (2004). Design of an all-optical NOT XOR gate based on cross-polarization modulation in a semiconductor optical amplifier. *Opt. Commun.* **237**, 121–131.
- Takahashi, R., Nakahara, T., Takenouchi, H., Suzuki, H. (2004). 40-Gbit/s label recognition and 1 × 4 self-routing using self-serial-to-parallel conversion. *IEEE Photonics Tech. Lett.* **16**, 692–694.
- Takenaka, M., Nakano, Y. (2004). Realization of all-optical flip-flop using directionally coupled bistable laser diode. *IEEE Photonics Tech. Lett.* **16**, 45–47.
- Tanaka, S., Nagayama, N., Yokoyama, M. (2004). Control of reflectivity by beam polarization state in self-pumped phase conjugation mirror using photorefractive polymer. *Molecular Crystals & Liquid Crystals* **424**, 233–240.
- Tsiokos, D., Kehayas, E., Vyrsoinos, K., Houbavlis, T., Stampoulidis, L., Kanellos, G.T., Pleros, N., Guekos, G., Avramopoulos, H. (2004). 10-Gb/s all-optical half-adder with interferometric SOA gates. *IEEE Photonics Tech. Lett.* **16**, 284–286.

Tu, H. Y.,
on pola
A: Pure
Wang, L.,
optical
Microw
Wai, P.K.
(2004).
direct n
Wang, Q.,
N.K. (2
and diff
Westlund,
schedul
ics Tech
Wu, Y.-D.
tapered
Yang, X.,
G.D., I
multi-q
329–33
Ying, W.,
operati
Chinese
Zhang, S.
(2004).
IEEE J
Zhang, X.
gate at
12, 361
Zoiros, K.
shift re
Electro

2005

Bogoni, A.
Regene
cations.
Chang, Y.
optical
2074–2

- Tu, H.Y., Cheng, C.-J., Chen, M.-L. (2004). Optical image encryption based on polarization encoding by liquid crystal spatial light modulators. *J. Opt. A: Pure and Applied Optics* **6**, 524–528.
- Wang, L., Zhang, M., Zhao, Y., Ye, P. (2004). Performance analysis of the all-optical XOR gate using SOA-MZI with a differential modulation scheme. *Microwave and Opt. Tech. Lett.* **40**, 173–177.
- Wai, P.K.A., Chan, L.Y., Lui, L.F.K., Xu, L., Tam, H.Y., Demokan, M.S. (2004). All-optical header processing using control signals generated by direct modulation of a DFB laser. *Opt. Commun.* **242**, 55–161.
- Wang, Q., Zhu, G., Chen, H., Jaques, J., Leuthold, J., Piccirilli, A.B., Dutta, N.K. (2004). Study of all-optical XOR using Mach-Zehnder interferometer and differential scheme. *IEEE J. Quantum Electronics* **40**, 703–710.
- Westlund, M., Sunnerud, H., Olsson, B.-E., Andrekson, P.A. (2004). Simple schedule for polarization-independent all-optical sampling. *IEEE Photonics Tech. Lett.* **16**, 2108–2110.
- Wu, Y.-D. (2004). Coupled-soliton all-optical logic device with two-parallel tapered waveguides. *Fiber & Integrated Optics* **23**, 405–415.
- Yang, X., Mishra, A.K., Lenstra, D., Huijskens, F.M., de Waardt, H., Khoe, G.D., Dorren, H.J.S. (2004). Sub-picosecond all-optical switch using a multi-quantum-well semiconductor optical amplifier. *Opt. Commun.* **236**, 329–334.
- Ying, W., Xin-Liang, Z., De-Xiu, H. (2004). All-optical NOT and XOR logic operation at 2.5 Gb/s based on semiconductor optical amplifier loop mirror. *Chinese Physics* **6**, 882–885.
- Zhang, S., Liu, Y., Lenstra, D., Hill, M.T., Ju, H., Khoe, G.-D., Dorren, H.J.S. (2004). Ring-laser optical flip-flop memory with single active element. *IEEE J. Selected Topics in Quantum Electronics* **10**, 1093–1100.
- Zhang, X., Wang, Y., Sun, J., Liu, D., Huang, D. (2004). All-optical AND gate at 10 Gbit/s based on cascaded single-port-coupled SOAs. *Opt. Exp.* **12**, 361–366.
- Zoiros, K.E., Houbavlis, T., Kalyvas, M. (2004). Ultra-high speed all-optical shift registers and their applications in OTDM networks. *Opt. Quantum Electronics* **36**, 1005–1053.

2005

- Bogoni, A., Poti, L., Proietti, R., Meloni, G., Ponzini, F., Ghelfi, P. (2005). Regenerative and reconfigurable all-optical logic gates for ultra-fast applications. *Electronics Lett.* **41**, 73–74.
- Chang, Y.-C., Lin, G.-R. (2005). Injection-locking laser-diode-based OC-192 optical non-return-to-zero-to-return-to-zero OR logic. *Optics Letters* **30**, 2074–2076.

- Chen, G.Y., Guo, Z.X., Chen, K., Zhang, C.P., Tian, J.G., Song, Q.W. (2005). Time-dependent all-optical logic-gates with bacteriorhodopsin film. *Optik* **116**, 227–231.
- Chlouverakis, K.E., Adams, M.J. (2005). Optoelectronic realization of NOR logic gate using chaotic two-section lasers. *Electronics Lett.* **41**, 95–96.
- Chowdhury, K.R., Das, P.P., Mukhopadhyay, S. (2005). All-optical time-domain multiplexing-demultiplexing scheme with nonlinear material. *Opt. Eng.* **44**, 035201-1-5.
- Chowdhury, K.R., De, D., Mukhopadhyay, S. (2005). Parity checking and generating circuit with nonlinear material in all-optical domain. *Chin. Phys. Lett.* **22**, 1433–1435.
- Clavero, R., Ramos, F., Martinez, J.M., Marti, J. (2005). All-optical flip-flop based on a single SOA-MZI. *IEEE Photonics Tech. Letters* **17**, 843–845.
- Das, A.K., Das, P.P., Mukhopadhyay, S. (2005). A new approach of binary addition and subtraction by non-linear material based switching technique. *Pramana* **64**, 239–247.
- Fyath, R.S., Ali, S.A., Alam, M.S. (2005). Four-operand parallel optical computing using shadow-casting technique. *Optics & Laser Technology* **37**, 251–257.
- Houbavlis, T., Zoiros, K.E., Kalyvas, M., Theophilopoulos, G., Bintjas, C., Yiannopoulos, K., Pleros, N., Vlachos, K., Avramopoulos, H., Schares, L., Occhi, L., Guekos, G., Taylor, J.R., Hansmann, S., Miller, W. (2005). All-optical signal processing and applications within the Esprit Project DO_ALL. *J. Lightwave Technology* **23**, 781–801.
- Hurtado, A., Gonzalez-Marcos, A., Martin-Pereda, J.A. (2005). Modeling reflective bistability in vertical-cavity semiconductor optical amplifiers. *IEEE J. Quantum Electronics* **41**, 376–383.
- Gui-Ying, C., Chun-Ping, Z., Zong-Xia, G., Jian-Guo, T., Guang-Yin, Z., Qi-Wang, S. (2005). All-optical logic-gates based on bacteriorhodopsin film. *Chinese Physics* **14**, 774–778.
- Hamié, A., Sharaiha, A., Guegan, M., Bihan, J.L. (2005). All-optical inverted and noninverted wavelength conversion using two-cascaded semiconductor optical amplifiers. *IEEE Photonics Tech. Lett.* **17**, 1229–1231.
- Jit, S., Bandhawakar, G., Pal, B.B. (2005). Analytical modeling of a DCFL inverter normally-off GaAs MESFET's under dark and illuminated conditions. *Solid-State Electronics* **49**, 628–633.
- Kawata, S., Hirose, A. (2005). Frequency-multiplexed logic circuit based on a coherent optical neural network. *Appl. Opt.* **44**, 4053–4059.
- Kobayashi, K., Sangu, S., Kawazoe, T., Ohtsu, M. (2005). Exciton dynamics and logic operations in a near-field optically coupled quantum-dot system. *J. Luminescence* **112**, 117–121.

Lee, C.G.
demonstrating
using S
Li, Z., Ch
in SiGe
Mal, P. C
nology
process
Medhekar
30, 887
Miliou, A
control
Commun
Naruse, M
fast all-
IEEE P
Qian, L.,
cations
Rand, D.
collisio
1, 31–4
Roy, S., K
modula
Opt. Ca
Sharma, P
with ph
Sharma, P
polyme
Sun, H., Y
quantum
feromet
Takenaka,
interfer
Takenouch
High-sp
switche
Tangdiong
H.J.S. (C
lasers, P
Vikram, C
tions. J.

- W. (2005). film. *Optik*
- on of NOR 95–96.
- tical time-terial. *Opt.*
- cking and *Chin. Phys.*
- al flip-flop 843–845.
- of binary technique.
- el optical *nology* 37,
- intjas, C., Schares, W. (2005). rit Project
- Modeling amplifiers.
- in, Z., Qi-opsin film.
- al inverted conductor
- f a DCFL ted condi-
- t based on
- dynamics ot system.
- Lee, C.G., Kim, Y.J., Park, C.S., Lee, H.J., Park, C.-S. (2005). Experimental demonstration of 10-Gb/s data format conversions between NRZ and RZ using SOA-loop-mirror. *J. Lightwave Tech.* **23**, 834–841.
- Li, Z., Chen, Z., Li, B. (2005). Optical pulse controlled all-optical logic gates in SiGe/Si multimode interference. *Opt. Exp.* **13**, 1033–1038.
- Mal, P., Cantin, J.F., Beyette, Jr., F.R. (2005). Development of a multitechnology field-programmable gate array suitable for photonic information processing. *Appl. Opt.* **44**, 4753–4760.
- Medhekar, S., Sarkar, R.K. (2005). All-optical passive transistor. *Opt. Lett.* **30**, 887–889.
- Miliou, A.N., Papadimitriou, G.I., Pomportsis, A. (2005). A novel optically controlled wavelength conversion circuit for WDM star networks. *Opt. Commun.* **247**, 85–91.
- Naruse, M., Yoshida, H., Miyazaki, T., Kubota, F., Ishikawa, H. (2005). Ultra-fast all-optical NOR gate based on intersubband and interband transitions. *IEEE Photonics Tech. Lett.* **17**, 1701–1703.
- Qian, L., Caulfield, H.J. (2005). Abstract passive interferometers with applications to conservative logic. *Optik* **116**, 404–408.
- Rand, D., Steiglitz, K., Prucnal, P.R. (2005). Signal standardization in collision-based soliton computing. *Int. Journ. Unconventional Computing* **1**, 31–45.
- Roy, S., Kulshrestha, K. (2005). Theoretical analysis of all-optical spatial light modulation in organometallics based on triplet state absorption dynamics. *Opt. Commun.* **252**, 275–285.
- Sharma, P., Roy, S., Singh, C.P. (2005). Low power spatial light modulator with pharaonis phoborhodopsin. *Thin Solid Films* **477**, 227–232.
- Sharma, P., Roy, S., Singh, C.P. (2005). Dynamics of all-optical switching in polymethine dye molecules. *Thin Solid Films* **477**, 42–47.
- Sun, H., Wang, Q., Dong, H., Datta, N.K. (2005). XOR performance of a quantum dot semiconductor optical amplifier based Mach-Zehnder interferometer. *Opt. Exp.* **13**, 1892–1899.
- Takenaka, M., Raburn, M., Nakano, Y. (2005). All-optical flip-flop multimode interference bistable laser diode. *IEEE Photonics Tech. Lett.* **17**, 968–970.
- Takenouchi, H., Nakahara, T., Takahata, K., Takahashi, R., Suzuki, H. (2005). High-speed optical packet processing technologies for optical packet-switched networks. *IEICE Trans. Electron.* **E88-C**, 286–294.
- Tangdiongga, E., Yang, X., Li, Z., Liu, Y., Lenstra, D., Khoe, G.-D., Dorren, H.J.S. (2005). Optical flip-flop based on two-coupled mode-locked ring lasers. *IEEE Photonics Tech. Lett.* **17**, 208–210.
- Vikram, C.S., Caulfield, H.J. (2005). Speckle interferometry for logic operations. *J. Holography and Speckle* **2**, 11–13.

- Westlund, M., Sunnerud, H., Karlsson, M., Andrekson, P.A. (2005). Software-synchronized all-optical sampling for fiber communication systems. *J. Light-wave Tech.* **23**, 1088–1099.
- Wu, Y.-D. (2005). All-optical logic gates by using multibranch waveguide structure with localized optical nonlinearity. *IEEE J. Selected Topics in Quantum Electronics* **11**, 307–312.
- Yang, X., Zhang, C., Qi, S., Chen, K., Tian, J., Zhang, G. (2005). All-optical Boolean logic gate using azo-dye doped polymer film. *Optik*, in press.
- Yasui, T., Takahashi, R., Suzuki, H. (2005). Ultrafast all-optical pattern based on differential spin excitation. *IEEE Photonics Tech. Lett.* **17**, 1483–1485.
- Zhang, M., Wang, L., Ye, P. (2005). All-optical XOR logic gates: Technologies and experimental demonstrations. *IEEE Communications Magazine* **43**, S19–S24.
- Zhao, C., Zhang, X., Liu, H., Liu, D., Huang, D. (2005). Tunable all-optical NOR gate at 10 Gb/s based on SOA fiber ring laser. *Opt. Exp.* **13**, 2793–2798.
- Zhou, Y., Wu, J., Lin, J. (2005). Novel ultrafast all-optical XOR scheme based on Sagnac interferometric structure. *IEEE J. Quantum Electronics* **41**, 823–827.
- Zoiros, K.E., Papadopoulos, G., Houbavlis, T., Koukourlis, C.S. (2005). Theoretical analysis and performance investigation of ultrafast all-optical Boolean XOR gate with semiconductor optical amplifier-assisted Sagnac interferometer. *Optics Communications*, in press.
- Zoiros, K.E., Vardakas, J., Koukourlis, C.S., Houbavlis, T. (2005). Analysis and design of ultrahigh-speed all-optical semiconductor-optical-amplifier-assisted Sagnac recirculating shift register with inverter. *Opt. Eng.* **44**, 065001.

REFERENCES

- Bennett, C.H. (1962). Logical reversibility of computation. *IBM J. Res. Dev.* **6**, 525–532.
- Bennett, C.H., Landauer, R. (1985). Fundamental physical limits of computation. *Scientific American* **253** (1), 48–56.
- Boltyanskii, V.G., Efremovich, V.A. (2001). *Intuitive Combinatorial Topology*. Translated by Abe Shenitzer. Springer-Verlag, New York. pp. 4–10.
- Caulfield, H.J. (2002). Templates for invention in the mathematical and physical sciences with applications to optics. In: Caulfield, H.J. (Ed.), *Optical Information Processing: A Tribute to Adolf Lohmann*. SPIE Press, Bellingham, WA, pp. 131–148.

Caulfield,
optical
Nanostr
Dougherty
process
Press, E
Flynn, M.
Jones a
Fredkin, E
3–4.
Gardner, M.
Chicago
Gardner, I
graphs.
Gross, J.L.
York, p
Gross, J.L.
Raton.
Keyes, R.V.
Acta **32**
Kulcke, W
light de
Landauer,
process
Łukaszew
Ruch F
McCall, S
18.
McCurdy,
in prep
Miller, D.
Princet
Mizraji, E
calculu
Nelson, T
Post, E. (1
Americ
Ramo, D
IEEE T
Ramo, D
logic. *M*
Schaller.
trum **3**

- 5). Software-tems. *J. Light-*
- h waveguide
ed Topics in
-). All-optical
in press.
pattern based
1483–1485.
s: Technolo-
ns Magazine
- le all-optical
p. 13, 2793–
- cheme based
ics 41, 823–
- C.S. (2005).
st all-optical
isted Sagnac
- 5). Analysis
al-amplifier-
pt. *Eng.* 44,
- J. Res. Dev.* 6,
- of computa-
- torial Topol-
.. pp. 4–10.
ematical and
, H.J. (Ed.),
. SPIE Press,
- Caulfield, H.J., Soref, R.A., Vikram, C.S. (2005). Universal reconfigurable optical logic with silicon-on-insulator resonant structures. *Photonics and Nanostructures*, submitted for publication.
- Dougherty, E.R., Lotufo, R.A. (2003). Hands-on morphological image processing. In: *Tutorial Texts in Optical Engineering*, vol. TT59. SPIE Press, Bellingham, WA.
- Flynn, M.J. (1995). *Computer Architecture and Parallel Processor Design*. Jones and Barlett, Boston.
- Fredkin, E., Toffoli, T. (1982). Conservative logic. *Int. J. Theoret. Physics* 21, 3–4.
- Gardner, M. (1983). *Logic Machines and Diagrams*. University of Chicago, Chicago.
- Gardner, M., Harary, F. (1988). The proportional calculus with directed graphs. *Eureka* 48, 34–40.
- Gross, J.L., Tucker, T.W. (1987). *Topological Graph Theory*. Dover, New York. p. 17.
- Gross, J.L., Yellen, J. (2004). *Handbook of Graph Theory*. CRC Press, Boca Raton, Florida. pp. 134–135.
- Keyes, R.W. (1985). Optical logic in the light of computer technology. *Optica Acta* 32, 525–535.
- Kulcke, W., Harris, T.J., Kosanke, K., Max, E. (1964). A fast, digital-indexed light deflector. *IBM J. Res. Dev.* 8, 64–67.
- Landauer, R. (1961). Irreversibility and heat generation in the computing process. *IBM J. Res. Dev.* 5, 183–191.
- Łukasiewicz, J. (1920). O logice tr'ojwarto'sciowej (On three-valued logic). *Ruch Filozoficzny* 5, 170–171 [in Polish].
- McCall, S. (Ed.) (1967). *Polish Logic: 1920–1939*. Oxford, Oxford, pp. 16–18.
- McCurdy, W.J., Westphal, J. (2005). Directed graphs for propositional logic, in preparation.
- Miller, D. (1995). Goethe. In: *The Collected Works, Scientific Studies*, vol. 12. Princeton University Press, Princeton, p. 57.
- Mizraji, E. (1992). Vector logics, the matrix-vector representation of logical calculus. *Fuzzy Sets and Systems* 50, 179–185.
- Nelson, T.J. (1964). Digital light deflection. *Bell. Syst. Tech. J.* 43, 821–845.
- Post, E. (1921). Introduction to the general theory of elementary propositions. *American Journal of Mathematics* 45, 163–185.
- Ramot, D., Milo, R., Menahem, F., Kandel, A. (2002). Complex fuzzy sets. *IEEE Trans. Fuzzy Systems* 10, 171–186.
- Ramot, D., Friedman, M., Langholz, G., Kandel, A. (2003). Complex fuzzy logic. *IEEE Trans. Fuzzy Systems* 11, 450–461.
- Schaller, R.R. (1997). Moore's law: Past, present and future. *IEEE Spectrum* 34 (6), 52–59.

- Soref, R.A., McMahon, D.H. (1965). Optical design of Wollaston-prism digital light deflectors. *Appl. Opt.* **5**, 425-434.
- Swamy, M.N.S., Thulasiramin, K. (1981). *Graphs, Networks, and Algorithms*. Wiley, New York. pp. 123-124.
- Traub, W. (1999). Michelson Interferometer Summer School, Chapter 3, 48.
- Van Heijenoort, J. (Ed.) (1967). *From Frege to Gödel: A Source Book in Mathematical Logic, 1979-1931*. Harvard University Press, Cambridge, MA, pp. 265-283.
- Westphal, J., Hardy, J. (2005). Logic as a vector system. *Journal of Logic and Computation* **15**, 751-766.
- Westphal, J., Caulfield, J., Hardy, J., Qian, L. (2005). Optical vector logic theorem proving. In: *3rd Symposium on Photonics, Networking and Computing (PNC), PNC-1: Optical Processing*.
- Zwicky, F. (1969). *Discovery, Invention, Research through the Morphological Approach*. McMillan, New York.

JAROS

^aDepart^bDip^cDipar^dAtor

I. Intro

II. Neut

A. B

B. N

C. P

D. In

E. F

F. F

In

III. Neut

A. W

B. P

i. C

2. I

C. T

S

D. P

E. W

F. In

G. C

H. W

I. N

J. C

IV. Testi

V. Neut

A. A

B. T

C. C

D. L