

Thermal characterization of vertical silicon nanowires

Andrej Stranz, Andreas Waag, and Erwin Peiner^{a)}

*Institute of Semiconductor Technology, TU Braunschweig, University of Technology,
38106 Braunschweig, Germany*

(Received 15 December 2010; accepted 2 February 2011)

Arrays of vertically aligned silicon wires of 250 nm–4 μm in diameter were fabricated in a top–down process using photolithography and deep reactive ion etching at cryogenic temperatures. Using the 3- ω method, thermal conductance of vertical silicon nanowires, i.e., nanopillars, was measured immediately on-chip without the need of breaking off single wires and mounting them into a special testing device. The Seebeck coefficient was measured with 2-mm² arrays of pillars of 260 nm in diameter, which were pressure-joined with bulk chips for testing. Testing was performed in the temperature range between 50 and 470 °C at applied temperature gradients of up to 190 °C. We found a reduction of the thermal conductivity to less than 30% of the bulk silicon, confirming that arrayed vertical nanowires fabricated in an economical top–down process can strongly promote silicon as a thermoelectric material.

I. INTRODUCTION

Research on semiconductor nanowires has been dramatically increased over last two decades.¹ Among a variety of fields, nanowire-based thermoelectrics has emerged, which is caused by a significant reduction of thermal conductivity κ in these structures with respect to the bulk. Strong interaction of the phonons with the surface is the origin of this diameter-dependent and surface morphology-related effect, which can amount up to a two-orders-of-magnitude reduction of κ of bulk silicon.^{2–4} Silicon offers several advantages over the standard thermoelectric materials, Bi₂Te₃ and PbTe, which can be essential to overcome the present restriction of thermoelectrics to niche applications. For waste heat recovery, e.g., from combustion engines,^{5,6} high-temperature stability, environmental compatibility, safe medium- to long-term availability, and ongoing price reduction are mandatory, which is provided by silicon. Basic research on the thermoelectric (TE) properties of silicon nanowires is ongoing, but so far has been limited to single elements. However, nanowire-based thermoelectric generators will require a dense arrangement of nanowires in parallel to provide the necessary output power, e.g., for maintenance-free electronics or sensorics.

With respect to economical fabrication of nanopillar (NP) arrays, top–down fabrication using photolithography and deep reactive ion etching (DRIE) followed by thermal oxidation have been developed, which may be preferable over bottom–up approaches based on self-assembling.^{7–9} For packaging into thermocouples, vertically aligned nanowires, i.e., nanopillars (NPs) of both *n*- and *p*-type doping and having uniform diameter and length, are

required. Figure 1 shows a schematic of a thermocouple comprising *n*- and *p*-doped NP arrays joined using a high-temperature-stable silver sintering process.¹⁰

The thermal properties of nanowires are conventionally measured by heating at one end and sensing at the other using thermally isolated microfabricated heating and sensing areas or by heating across suspended wires joined integrally between large thermal contacts.^{11,12} For TE devices based on NP arrays, however, these approaches are not applicable. Therefore, in this study, we use a technique based on the 3- ω method as recently reported for vertically aligned carbon nanotubes.¹³ For characterizing single pillars, a Wollaston wire probe on a nanopositioning stage in a scanning electron microscope (SEM) was used. Furthermore, we address the thermal characterization of NP arrays via Seebeck voltage measurements in an extended temperature range up to 460 °C.

II. FABRICATION OF NANOPILLARS

Silicon pillar arrays of various diameter and height were fabricated using deep reactive ion etching (DRIE) with SF₆/O₂ at cryogenic temperatures.⁹ Standard optical lithography was used for patterning a resistive layer into circular discs, which served immediately as the etch mask, i.e., hard masks were not required. As a result of under-etching, the resulting pillar diameters were smaller than the masking disc diameters. Typical SEM photographs of realized silicon pillar arrays of different diameter, height, and shape are shown in Figs. 2(a)–2(c). From the enlarged view of a pillar sidewall edge in Fig. 2(d), a surface roughness of a few nanometers can be estimated.

For basic studies, the NP diameter was further reduced by thermal oxidation and subsequent oxide stripping. For TE devices this procedure may not be efficient since the fraction θ_{NP} of the device cross-sectional area covered by

^{a)}Address all correspondence to this author.

e-mail: e.peiner@tu-bs.de

DOI: 10.1557/jmr.2011.60




FIG. 1. Schematic configuration of a nanopillar-based thermocouple operated as a thermoelectric generator.




FIG. 2. Scanning electron microscope (SEM) photographs of deep reactive ion etching-fabricated pillar arrays (a) inverted frustum, top diameter = 0.7 μm , $l_{\text{NP}} = 6 \mu\text{m}$; (b) frustum, top diameter = 1 μm , $l_{\text{NP}} = 30 \mu\text{m}$; (c) cylinder, diameter = 0.2 μm , $l_{\text{NP}} = 6 \mu\text{m}$. In (d), the sidewall surface of a typical pillar is displayed at large magnification.

NPs, i.e., the current-carrying area, is reduced. In Table I, the geometrical dimensions of NPs are given, which were realized using the described top-down process.

III. THERMAL CHARACTERIZATION OF SINGLE PILLARS

A Wollaston wire-based 3-omega setup was used to measure the thermal conductance of the realized silicon pillars.^{14,15} Figure 3(a) shows a schematic representation a Wollaston-wire probe over a silicon pillar array mounted on a nanopositioning stage (Kleindiek MM3A-EM, Reutlingen, Germany) in an SEM (Leica S360, Oberkochen, Germany). Wollaston-wire probes were fabricated from Pt wires of 5.8 μm in diameter having an Ag cladding. The Ag cladding was removed from Pt core over a length of

TABLE I. Geometrical dimensions of silicon pillars realized using top-down fabrication.

	DRIE	DRIE, oxidation, and stripping
Diameter (nm)	200–4000	174
Density (10^8 cm^{-2})	0.04–6	
Height (μm)	1–30	27
Aspect ratio	2.5–30	>180




FIG. 3. Wiring of (a) Wollaston-wire-based 3-omega setup for thermal measurements with pillars and (b) simplified equivalent thermal circuit diagram of Wollaston-wire-based 3-omega setup for thermal characterization of pillars.

250 μm using wet etching. This part of the probe served as the heating element and the thermometer for the 3-omega measurements. It had a resistance of $R_{\text{Pt}} = 1 \Omega$, which was much less than the bias resistor $R = 100 \Omega$ through which the current I of a lock-in amplifier (Perkin-Elmer 7265, Wokingham, UK) was supplied to the probe. The temperature increase of the probe was then related to the in-phase 3-omega component of the amplitude U_{probe} of the voltage drop over the probe according to Refs. 14–16:

$$\Delta T = 2 \frac{U_{\text{probe}} R}{U_R R_{\text{Pt}} \times TCR_{\text{Pt}}}, \quad (1)$$

where $U_R = 2.5 \text{ V}$ as defined in Fig. 3(a) and R_{Pt} and $TCR_{\text{Pt}} = 3.9 \times 10^{-3}/\text{K}$ denoting the Wollaston wire resistance and the temperature coefficient of resistivity of platinum, respectively. Typical values of the temperature oscillation amplitude were around $\Delta T = 1 \text{ K}$, corresponding to a heat flux around 500 W/cm^2 dissipated into a 10- μm long pillar.

Figure 3(b) shows a simplified equivalent thermal circuit diagram of the measuring circuit. $R_{\text{th,probe}}$, $R_{\text{th,pillar}}$, and $R_{\text{th,c}}$ denote the thermal resistances of the probe, the nanopillar, and the contact to the NP, respectively. $P_{\text{th},0}$ is the thermal

input power and $C_{th,probe}$ is the heat capacitance of the probe. Contributions to heat storage by the nanopillar and its contact are neglected in the considered frequency range much below 100 kHz. Considering the probe as a semi-infinite medium, we have $R_{th,probe} \sim C_{th,probe} \sim 1/\omega^{-1/2}$.¹³ The temperature oscillation related to the in-phase 3-omega voltage, which was measured using the Wollaston probe, was assumed to be proportional to the real part of the thermal impedance of the equivalent circuit in Fig. 3(b).

The Wollaston wire probe was mounted on a nano-positioning stage on a SEM and arranged over a silicon pillar array as shown in Fig. 4. In repeated measurements, the reproducibility of probing was investigated assuring that the probe is in contact with only one pillar. Owing to the Wollaston-wire-diameter of 5.8 μm , a minimum pitch of the pillar arrays of more than $\sim 2 \mu\text{m}$ was necessary to avoid unintentional probing of two neighboring pillars. As a result of the vacuum conditions in the SEM, a thermal contact radius of $\sim 20 \text{ nm}$ was assumed,¹⁵ which was much less than the diameters of the investigated pillars.

Samples (*n*-type silicon; length = 10 μm) comprising silicon pillars were analyzed having diameters and distances in the range of 250 nm to 4 μm . In Fig. 5(a), typical 3-omega plots are displayed. They show a decrease in the 3-omega voltage with a frequency as expected according to the thermal equivalent circuit. Fitting performed to these curves using the real part of the thermal impedance of the circuit in Fig. 3(b) and the thermal resistance of the pillar as adjustable parameter yielded very good agreement as can be seen exemplarily in Fig. 5(b). Measurements with pillars of diameters from 250 nm to 3.7 μm were analyzed accordingly. Relative thermal conductivities related to the value of bulk silicon, which were calculated from these measurements, were plotted against the pillar diameter as depicted in Fig. 6. As expected, the conductivity shows a decrease toward smaller diameters.

Superimposed to the measurements, a semi-phenomenological dependence of the thermal conductivity normalized to the bulk silicon value was drawn (solid line), which was derived assuming frequency-independent diffuse phonon-boundary scattering as the dominant effect for thermal conductivity in nanostructures¹⁷:




FIG. 4. Wollaston wire in a SEM (Leica S 360, Reutlingen, Germany) positioned over an array of silicon pillars using a Kleindiek probe (MM3A-EM, Oberkochen, Germany).

$$\frac{C_{v,g}}{3\kappa} = \frac{1}{\Lambda} + \frac{1}{d}, \quad (2)$$

where $\Lambda = 250 \text{ nm}$ and $C_{v,g} = 1.7 \times 10^9 \text{ W/m}^2/\text{K}$ denote the mean free path of phonons of silicon nanolayers and the heat capacity-group velocity product of silicon nanowires, respectively.¹⁷ Fitting of Eq. (2) yielded a better agreement for diameters less than 1,000 nm assuming a phonon mean free path of $\Lambda = 290 \text{ nm}$ (broken line).

The deviation of the measured values from the curve is assigned to the uncertainty of our 3-omega thermal conductivity measurements. As the dominant error source, we consider the small heat impedance of the Wollaston wire, which may have caused virtual thermal shorting of the pillar. Higher thermal impedance can be expected using nanomechanical thin-film probes.¹⁴ A thin-film 3-omega probe of increased thermal impedance is under development, which furthermore, is designed to enable measurements with pillar arrays instead of single pillars to reduce the uncertainty. Thermal measurements with pillar arrays are feasible due to the accurate definition and knowledge of height, diameter, and position of pillar fabricated using the described top-down process.

IV. PILLAR ARRAYS

For thermal characterization of pillar arrays, stacks of *n*-type silicon chips of doping level of $5 \times 10^{18} \text{ cm}^{-3}$ were investigated. In Fig. 7(a), bulk-silicon and pillar-array chips are shown in addition to stacks of chips permanently joined using pressure-assisted silver sintering. The schematic in Fig. 7(b) shows a cross-sectional view of a stack composed of Au/Cr-metalized bulk silicon and a pillar-array chip pressed between blocks of brass (CuZn). We measured the Seebeck voltage $U_{Seebeck}$ with these stacks for hot-side temperatures in the range of $50 < T_H < 470 \text{ }^\circ\text{C}$ at increasing temperature difference $T_H - T_C$ between the brass blocks. An oscillating signal was observed, which is caused by the thermal impedance of the brass blocks. Therefore, a settling time of 4 s between each temperature increment of 4 K had to be maintained until a nearly constant temperature gradient across the stack was achieved. As a result of the temperature loss across the brass blocks and the contact layers, a decreased residual temperature gradient within the stack and thus a reduced Seebeck voltage was expected according to

$$\frac{U_{Seebeck}}{T_H - T_C} = \frac{\alpha_{Si}}{1 + 2 \frac{\kappa_{st} l_c}{\kappa_c l_{st}}}, \quad (3)$$

with the Seebeck coefficients α_{Si} and α_{CuZn} of silicon and brass, respectively. Because of the constant area, we consider sheet thermal resistances of the silicon stack and the contact layers that are denoted as l_{st}/κ_{st} and l_c/κ_c , respectively. Neglecting the thermal contact resistances




FIG. 5. (a) 3-Omega voltage measured with three single silicon pillars of different diameters and (b) 3-omega voltage measurement with a pillar of 270 nm in diameter superimposed by the curve from a fit using the thermal equivalent circuit in Fig. 3(b).




FIG. 6. Normalized thermal conductance measured with silicon pillars of various diameters using the 3-omega method. The solid and broken lines represent normalized thermal conductivities obtained using a semi-phenomenological model.¹⁷

between the brass blocks and the metalized chips and between the chips, only the thermal path resistances through the silicon and through the brass blocks have to be taken into account.

Regarding the small value of $\alpha_{\text{CuZn}} = 0.5 \mu\text{V/K}$ for the Seebeck coefficient of brass, its contribution to the measured Seebeck voltages of 40–250 $\mu\text{V/K}$ of $U_{\text{Seebeck}}/(T_{\text{H}} - T_{\text{C}})$ measured with reference bulk/bulk silicon stacks of $l_{\text{st}} = 500\text{--}4000 \mu\text{m}$ is negligible. Using Eq. (3), $\kappa_{\text{st}} = \kappa_{\text{Si}} = 148 \text{ W/m/K}$, $\kappa_{\text{c}} = \kappa_{\text{CuZn}} = 113 \text{ W/m/K}$, and $l_{\text{c}} = 1.5 \text{ mm}$, we find for the Seebeck coefficient of silicon $\alpha_{\text{Si}} = 375 \pm 30 \mu\text{V/K}$, which is a reasonable value for both bulk¹⁸ and





FIG. 7. (a) Pillar/bulk and bulk/bulk silicon chips in a photograph and (b) in a cross-sectional schematical representation.

nanowire¹⁹ *n*-type silicon of doping level of $5 \times 10^{18} \text{ cm}^{-3}$. Measurements with a pillar/bulk silicon stack of $l_{\text{st}} = 500 \mu\text{m}$ yielded $U_{\text{Seebeck}}/(T_{\text{H}} - T_{\text{C}}) \sim 85 \mu\text{V/K}$, which is more than a factor of 2 higher than the bulk/bulk reference. From this value, a sheet thermal resistance of the NP/bulk silicon stack of $l_{\text{st}}/\kappa_{\text{st}} = 8.5 \times 10^{-6} \text{ m}^2\text{K/W}$ can then be calculated using Eq. (3). The pillar/bulk silicon stack comprises an array of NPs of length $l_{\text{NP}} = 7 \mu\text{m}$, a diameter of 260 nm, and a pitch of 1.26 μm , i.e., a coverage of the chip area at a fraction of $\theta_{\text{NP}} = 3.3\%$. Neglecting the heat conduction through the ambient air, we can model the sheet thermal resistance of the pillar array by $l_{\text{NP}}/\theta_{\text{NP}}\kappa_{\text{NP}}$. It is connected in series with the sheet resistance of the bulk, resulting in a sheet resistance of the entire pillar/bulk stack of

$$\frac{l_{\text{st}}}{\kappa_{\text{st}}} = \frac{l_{\text{NP}}}{\theta_{\text{NP}}\kappa_{\text{NP}}} + \frac{l_{\text{st}} - l_{\text{NP}}}{\kappa_{\text{Si}}} \quad (4)$$

Using Eq. (4) we were able to calculate the thermal conductivity of the NPs as displayed in Fig. 8. We found values of κ_{NP} between $\sim 35 \text{ W/m/K}$ and $\sim 50 \text{ W/m/K}$ in the considered temperature range. The measured room temperature value of $\sim 40 \text{ W/m/K}$ is somewhat lower than the thermal conductivity along silicon films of 250-nm thickness,^{17,20} but is consistent to an extrapolation of the findings for nanowires of surface roughness in the nanometer




FIG. 8. Thermal conductivity κ_{NP} versus the temperature T_H of the hot side and temperature difference $T_H - T_C$ measured with a pillar/bulk stack of silicon in the temperature range between 50 °C and 470 °C.

range.^{3,4} This applies also to the observed decrease of thermal conductivity with increasing temperature of ~ 0.05 W/m/K², which corresponds nearly to the findings for smooth silicon nanowires of 115 nm in diameter above 200 K.³ As shown in Fig. 2(d), our nano pillars have sidewalls of low surface roughness in the nanometer range as could be expected for silicon-etched NPs using the cryogenic process.²¹ The measured low thermal conductivity and the stable operation of arrays of silicon NPs of 260 nm in diameter in a large temperature range from 50 to 470 °C at temperature differences up to 190 °C confirmed that silicon is an attractive material for high-temperature TE applications.

V. CONCLUSIONS

Silicon pillars of 200 nm–4 μ m in diameter were fabricated in a top–down process using optical lithography and DRIE at cryogenic temperatures. Thermal characterization was performed with single pillars using the Wollaston wire–based 3-omega method in a SEM. The results were analyzed using a simplified thermal equivalent circuit model. Pillar arrays were characterized in the temperature range between 50 and 470 °C by measuring the Seebeck voltage of pressure-joined chip stacks. In both cases, we found a considerable decrease of thermal conductivity for the pillars with respect to bulk silicon, confirming their potential for thermoelectric devices.

ACKNOWLEDGMENTS

We thank M. Turczyński for his valuable technical assistance during the 3-omega measurements with silicon pillars. This work is supported by the German Research Foundation (DFG) under PE 885/2-1 “Silicon-based thermoelectric nanosystems” in the framework of the priority program, SPP 1386.

REFERENCES

1. P. Yang, R. Yan, and M. Fardy: Semiconductor nanowire: What's next? *Nano Lett.* **10**, 1529 (2010).

2. A.I. Boukai, Y. Bunimovich, J. Tahir-Kheli, J.-K. Yu, W.A. Goddard III, and J.R. Heath: Silicon nanowires as efficient thermoelectric materials. *Nature* **451**, 168(2008).
3. A.I. Hochbaum, R. Chen, R.D. Delgado, W. Liang, E.C. Garnett, M. Najarian, A. Majumdar, and P. Yang: Enhanced thermoelectric performance of rough silicon nanowires. *Nature* **451**, 163(2008).
4. P. Martin, Z. Aksamija, E. Pop, and U. Ravaioli: Impact of phonon-surface roughness scattering on thermal conductivity of thin Si nanowires. *Phys. Rev. Lett.* **102**, 125503 (2009).
5. C.T. Hsu, D.J. Yao, K.J. Ye, and B. Yu: Renewable energy of waste heat recovery system for automobiles. *J. Renewable Sustainable Energy* **2**, 013105 (2010).
6. N. Espinosa, M. Lazard, L. Aixala, and H. Scherrer: Modeling a thermoelectric generator applied to diesel automotive heat recovery. *J. Electron. Mater.* **39**, 1446 (2010).
7. S.Y. Park, S.J. Di Giacomo, R. Anisha, P.R. Berger, P.E. Thompson, and I. Adesida: Fabrication of nanowires with high aspect ratios utilized by dry etching with SF₆:C₄F₈ and self-limiting thermal oxidation on Si substrate. *J. Vac. Sci. Technol. B* **28**, 763 (2010).
8. D. Paul: Generate Renewable Energy Efficiently using Nanofabricated Silicon (GREEN Silicon). European project EC FP7 ICT FET, <http://www.greensilicon.eu/GREENSilicon/index.html>.
9. Ü. Sökmen, A. Stranz, S. Fündling, S. Merzsch, R. Neumann, H.-H. Wehmann, E. Peiner, and A. Waag: Shallow and deep dry etching of silicon using ICP cryogenic reactive ion etching process. *Microsyst. Technol.* **16**, 863 (2010).
10. A. Stranz, Ü. Sökmen, E. Peiner, and A. Waag: Sapphire on silicon assembly using a nanostructured compliant interface. (Techn. Dig. 22nd Intern. Conf. Euroensors XXII, Dresden, Germany, September 7–10, 2008), p. 1246.
11. L. Shi, D. Li, C. Yu, W. Jang, D. Kim, Z. Yao, P. Kim, and A. Majumdar: Measuring thermal and thermoelectric properties of one-dimensional nanostructures using a microfabricated device. *J. Heat Transfer* **125**, 881 (2003).
12. O. Bourgeois, T. Fournier, and J. Chaussey: Measurement of the thermal conductance of silicon nanowires at low temperature. *J. Appl. Phys.* **101**, 016104 (2007).
13. X. J. Hu, A. Antonio Padillay, J. Xuz, T.S. Fisher, K.E. Goodson: 3-omega measurements of vertically oriented carbon nanotubes on silicon. *J. Heat Transfer* **128**, 1109 (2006).
14. E. Puyoo, S. Grauby, J.-M. Rampnoux, E. Rouvière, and S. Dilhaire: Thermal exchange radius measurement: Application to nanowire thermal imaging. *Rev. Sci. Instrum.* **81**, 073701 (2010).
15. S. Lefèvre, S. Volz, and P.-O. Chapuis: Nanoscale heat transfer at contact between a hot tip and a substrate. *Int. J. Heat Mass Transfer* **49**, 251 (2006).
16. G.D. Cahill: Thermal conductivity measurement from 30 to 750 K: The 3 ω method. *Rev. Sci. Instrum.* **61**, 802 (1990); Erratum. *Rev. Sci. Instrum.* **73**, 3701 (2002).
17. Y. Sungtaek Ju: Phonon heat transport in silicon nanostructures. *Appl. Phys. Lett.* **87**, 153106 (2005).
18. T.H. Geballe and T.W. Hull: Seebeck effect in silicon. *Phys. Rev.* **98**, 940 (1955).
19. N. Neophytou, M. Wagner, H. Kosina, and S. Selberherr: Analysis of thermoelectric properties of scaled silicon nanowires using an atomistic tight-binding model. *J. Electron. Mater.* **39**, 1902 (2010).
20. G.D. Cahill, W.K. Ford, K.E. Goodson, G.D. Mahan, A. Majumdar, H.J. Maris, R. Merlin, and S.R. Phillpot: Nanoscale thermal transport. *J. Appl. Phys.* **93**, 793 (2003).
21. W.M. Pruessner, W.S. Rabinovich, T.H. Stievater, D. Park, and J.W. Baldwin: Cryogenic etch process development for profile control of high aspect-ratio submicron silicon trenches. *J. Vac. Sci. Technol. B* **25**, 21 (2007).